欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48V-10MMHR 参数 Datasheet PDF下载

ATMEGA48V-10MMHR图片预览
型号: ATMEGA48V-10MMHR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 10MHz, CMOS, PQCC28, 4 X 4 MM, 1 MM HEIGHT, 0.45 MM PITCH, GREEN, PLASTIC, VQFN-28]
分类和应用: 闪存微控制器
文件页数/大小: 376 页 / 4764 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第47页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第48页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第49页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第50页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第52页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第53页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第54页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第55页  
ATmega48/88/168  
The Watchdog always on (WDTON) fuse, if programmed, will force the Watchdog Timer to Sys-  
tem Reset mode. With the fuse programmed the System Reset mode bit (WDE) and Interrupt  
mode bit (WDIE) are locked to 1 and 0 respectively. To further ensure program security, alter-  
ations to the Watchdog set-up must follow timed sequences. The sequence for clearing WDE  
and changing time-out configuration is as follows:  
1. In the same operation, write a logic one to the Watchdog change enable bit (WDCE) and  
WDE. A logic one must be written to WDE regardless of the previous value of the WDE  
bit.  
2. Within the next four clock cycles, write the WDE and Watchdog prescaler bits (WDP) as  
desired, but with the WDCE bit cleared. This must be done in one operation.  
The following code example shows one assembly and one C function for turning off the Watch-  
dog Timer. The example assumes that interrupts are controlled (e.g. by disabling interrupts  
globally) so that no interrupts will occur during the execution of these functions.  
51  
2545M–AVR–09/07  
 复制成功!