欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8L-8MUR 参数 Datasheet PDF下载

ATMEGA8L-8MUR图片预览
型号: ATMEGA8L-8MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位爱特梅尔带有8K字节的系统内可编程闪存 [8-bit Atmel with 8KBytes In-System PRogrammable Flash]
分类和应用: 闪存微控制器和处理器外围集成电路异步传输模式PCATM时钟
文件页数/大小: 331 页 / 6705 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第180页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第181页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第182页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第183页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第185页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第186页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第187页浏览型号ATMEGA8L-8MUR的Datasheet PDF文件第188页  
ATmega8(L)  
Combining Several  
TWI Modes  
In some cases, several TWI modes must be combined in order to complete the desired action.  
Consider for example reading data from a serial EEPROM. Typically, such a transfer involves  
the following steps:  
1. The transfer must be initiated  
2. The EEPROM must be instructed what location should be read  
3. The reading must be performed  
4. The transfer must be finished  
Note that data is transmitted both from Master to Slave and vice versa. The Master must instruct  
the Slave what location it wants to read, requiring the use of the MT mode. Subsequently, data  
must be read from the Slave, implying the use of the MR mode. Thus, the transfer direction must  
be changed. The Master must keep control of the bus during all these steps, and the steps  
should be carried out as an atomical operation. If this principle is violated in a multimaster sys-  
tem, another Master can alter the data pointer in the EEPROM between steps 2 and 3, and the  
Master will read the wrong data location. Such a change in transfer direction is accomplished by  
transmitting a REPEATED START between the transmission of the address byte and reception  
of the data. After a REPEATED START, the Master keeps ownership of the bus. The following  
figure shows the flow in this transfer.  
Figure 86. Combining Several TWI Modes to Access a Serial EEPROM  
Master Transmitter  
Master Receiver  
S
SLA+W  
A
ADDRESS  
A
Rs  
SLA+R  
A
DATA  
A
P
S = START  
Transmitted from master to slave  
Rs = REPEATED START  
Transmitted from slave to master  
P = STOP  
Multi-master  
Systems and  
Arbitration  
If multiple masters are connected to the same bus, transmissions may be initiated simultane-  
ously by one or more of them. The TWI standard ensures that such situations are handled in  
such a way that one of the masters will be allowed to proceed with the transfer, and that no data  
will be lost in the process. An example of an arbitration situation is depicted below, where two  
masters are trying to transmit data to a Slave Receiver.  
Figure 87. An Arbitration Example  
VCC  
Device 1  
MASTER  
TRANSMITTER  
Device 3  
SLAVE  
RECEIVER  
Device 2  
MASTER  
TRANSMITTER  
Device n  
R1  
R2  
........  
SDA  
SCL  
Several different scenarios may arise during arbitration, as described below:  
Two or more masters are performing identical communication with the same Slave. In this  
case, neither the Slave nor any of the masters will know about the bus contention  
184  
2486AA–AVR–02/2013  
 复制成功!