欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA2560 参数 Datasheet PDF下载

ATMEGA2560图片预览
型号: ATMEGA2560
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与256K字节的系统内可编程闪存 [8- BIT Microcontroller with 256K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 407 页 / 2985 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA2560的Datasheet PDF文件第181页浏览型号ATMEGA2560的Datasheet PDF文件第182页浏览型号ATMEGA2560的Datasheet PDF文件第183页浏览型号ATMEGA2560的Datasheet PDF文件第184页浏览型号ATMEGA2560的Datasheet PDF文件第186页浏览型号ATMEGA2560的Datasheet PDF文件第187页浏览型号ATMEGA2560的Datasheet PDF文件第188页浏览型号ATMEGA2560的Datasheet PDF文件第189页  
ATmega640/1280/1281/2560/2561  
Table 87 shows the COM2A1:0 bit functionality when the WGM22:0 bits are set to  
phase correct PWM mode.  
Table 87. Compare Output Mode, Phase Correct PWM Mode(1)  
COM2A1  
COM2A0  
Description  
0
0
0
1
Normal port operation, OC2A disconnected.  
WGM22 = 0: Normal Port Operation, OC2A Disconnected.  
WGM22 = 1: Toggle OC2A on Compare Match.  
1
1
0
1
Clear OC2A on Compare Match when up-counting. Set OC2A on  
Compare Match when down-counting.  
Set OC2A on Compare Match when up-counting. Clear OC2A on  
Compare Match when down-counting.  
Note:  
1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case,  
the Compare Match is ignored, but the set or clear is done at TOP. See “Phase Cor-  
rect PWM Mode” on page 181 for more details.  
• Bits 5:4 – COM2B1:0: Compare Match Output B Mode  
These bits control the Output Compare pin (OC2B) behavior. If one or both of the  
COM2B1:0 bits are set, the OC2B output overrides the normal port functionality of the  
I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit cor-  
responding to the OC2B pin must be set in order to enable the output driver.  
When OC2B is connected to the pin, the function of the COM2B1:0 bits depends on the  
WGM22:0 bit setting. Table 88 shows the COM2B1:0 bit functionality when the  
WGM22:0 bits are set to a normal or CTC mode (non-PWM).  
Table 88. Compare Output Mode, non-PWM Mode  
COM2B1  
COM2B0  
Description  
0
0
1
1
0
1
0
1
Normal port operation, OC2B disconnected.  
Toggle OC2B on Compare Match  
Clear OC2B on Compare Match  
Set OC2B on Compare Match  
Table 89 shows the COM2B1:0 bit functionality when the WGM22:0 bits are set to fast  
PWM mode.  
Table 89. Compare Output Mode, Fast PWM Mode(1)  
COM2B1  
COM2B0  
Description  
0
0
1
1
0
1
0
1
Normal port operation, OC2B disconnected.  
Reserved  
Clear OC2B on Compare Match, set OC2B at TOP  
Set OC2B on Compare Match, clear OC2B at TOP  
Note:  
1. A special case occurs when OCR2B equals TOP and COM2B1 is set. In this case,  
the Compare Match is ignored, but the set or clear is done at TOP. See “Fast PWM  
Mode” on page 179 for more details.  
185  
2549A–AVR–03/05  
 复制成功!