欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA169PV 参数 Datasheet PDF下载

ATMEGA169PV图片预览
型号: ATMEGA169PV
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器,带有16K字节的系统内可编程闪存 [Microcontroller with 16K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 390 页 / 3485 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA169PV的Datasheet PDF文件第89页浏览型号ATMEGA169PV的Datasheet PDF文件第90页浏览型号ATMEGA169PV的Datasheet PDF文件第91页浏览型号ATMEGA169PV的Datasheet PDF文件第92页浏览型号ATMEGA169PV的Datasheet PDF文件第94页浏览型号ATMEGA169PV的Datasheet PDF文件第95页浏览型号ATMEGA169PV的Datasheet PDF文件第96页浏览型号ATMEGA169PV的Datasheet PDF文件第97页  
ATmega169P  
Signal description (internal signals):  
count  
direction  
clear  
Increment or decrement TCNT0 by 1.  
Select between increment and decrement.  
Clear TCNT0 (set all bits to zero).  
clkTn  
Timer/Counter clock, referred to as clkT0 in the following.  
Signalize that TCNT0 has reached maximum value.  
Signalize that TCNT0 has reached minimum value (zero).  
top  
bottom  
Depending of the mode of operation used, the counter is cleared, incremented, or decremented  
at each timer clock (clkT0). clkT0 can be generated from an external or internal clock source,  
selected by the Clock Select bits (CS02:0). When no clock source is selected (CS02:0 = 0) the  
timer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless of  
whether clkT0 is present or not. A CPU write overrides (has priority over) all counter clear or  
count operations.  
The counting sequence is determined by the setting of the WGM01 and WGM00 bits located in  
the Timer/Counter Control Register (TCCR0A). There are close connections between how the  
counter behaves (counts) and how waveforms are generated on the Output Compare output  
OC0A. For more details about advanced counting sequences and waveform generation, see  
”Modes of Operation” on page 96.  
The Timer/Counter Overflow Flag (TOV0) is set according to the mode of operation selected by  
the WGM01:0 bits. TOV0 can be used for generating a CPU interrupt.  
13.4 Output Compare Unit  
The 8-bit comparator continuously compares TCNT0 with the Output Compare Register  
(OCR0A). Whenever TCNT0 equals OCR0A, the comparator signals a match. A match will set  
the Output Compare Flag (OCF0A) at the next timer clock cycle. If enabled (OCIE0A = 1 and  
Global Interrupt Flag in SREG is set), the Output Compare Flag generates an Output Compare  
interrupt. The OCF0A Flag is automatically cleared when the interrupt is executed. Alternatively,  
the OCF0A Flag can be cleared by software by writing a logical one to its I/O bit location. The  
Waveform Generator uses the match signal to generate an output according to operating mode  
set by the WGM01:0 bits and Compare Output mode (COM0A1:0) bits. The max and bottom sig-  
nals are used by the Waveform Generator for handling the special cases of the extreme values  
in some modes of operation (See ”Modes of Operation” on page 96.).  
Figure 13-3 shows a block diagram of the Output Compare unit.  
93  
8018A–AVR–03/06  
 复制成功!