8.9
Register Description
8.9.1
SMCR – Sleep Mode Control Register
The Sleep Mode Control Register contains control bits for power management.
Bit
7
–
6
–
5
–
4
–
3
2
1
0
SE
R/W
0
0x33 (0x53)
Read/Write
Initial Value
SM2
R/W
0
SM1
R/W
0
SM0
R/W
0
SMCR
R
0
R
0
R
0
R
0
• Bits 3, 2, 1 – SM2:0: Sleep Mode Select Bits 2, 1, and 0
These bits select between the five available sleep modes as shown in Table 8-2.
Table 8-2.
Sleep Mode Select
SM2
SM1
SM0
Sleep Mode
Idle
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
ADC Noise Reduction
Power-down
Power-save
Reserved
Reserved
Standby(1)
Reserved
Note:
1. Standby mode is only recommended for use with external crystals or resonators.
• Bit 1 – SE: Sleep Enable
The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s
purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of
the SLEEP instruction and to clear it immediately after waking up.
8.9.2
PRR – Power Reduction Register
Bit
(0x64)
7
6
–
5
–
4
PRLCD
R/W
0
3
PRTIM1
R/W
0
2
PRSPI
R/W
0
1
PRUSART0
R/W
0
PRADC
R/W
0
–
PRR
Read/Write
Initial Value
R
0
R
0
R
0
0
• Bit 7:5 - Res: Reserved bits
These bits are reserved and will always read as zero.
• Bit 4 - PRLCD: Power Reduction LCD
Writing logic one to this bit shuts down the LCD controller. The LCD controller must be disabled
and the display discharged before shut down. See "Disabling the LCD" on page 217 for details
on how to disable the LCD controller.
44
ATmega169P
8018A–AVR–03/06
ATMEL [ ATMEL ]
