and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Mas-
ter mode.
• Bit 3 – CPOL: Clock Polarity
When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low
when idle. Refer to Figure 77 and Figure 78 for an example. The CPOL functionality is summa-
rized below:
Table 70. CPOL functionality
CPOL
Leading edge
Rising
Trailing edge
Falling
0
1
Falling
Rising
• Bit 2 – CPHA: Clock Phase
The settings of the clock phase bit (CPHA) determine if data is sampled on the leading (first) or
trailing (last) edge of SCK. Refer to Figure 77 and Figure 78 for an example. The CPHA func-
tionality is summarized below:
Table 71. CPHA functionality
CPHA
Leading edge
Sample
Trailing edge
Setup
0
1
Setup
Sample
• Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0
These two bits control the SCK rate of the device configured as a master. SPR1 and SPR0 have
no effect on the slave. The relationship between SCK and the Oscillator Clock frequency fosc is
shown in the following table:
Table 72. Relationship Between SCK and the Oscillator Frequency
SPI2X
SPR1
SPR0
SCK Frequency
fosc /4
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
fosc /16
fosc /64
fosc /128
fosc /2
fosc /8
fosc /32
fosc /64
168
ATmega128(L)
2467P–AVR–08/07
ATMEL [ ATMEL ]
