欢迎访问ic37.com |
会员登录 免费注册
发布采购

90USB82-16MU 参数 Datasheet PDF下载

90USB82-16MU图片预览
型号: 90USB82-16MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8 / 16K字节 [8-bit Microcontroller with 8/16K Bytes of ISP Flash]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 306 页 / 2299 K
品牌: ATMEL [ ATMEL ]
 浏览型号90USB82-16MU的Datasheet PDF文件第147页浏览型号90USB82-16MU的Datasheet PDF文件第148页浏览型号90USB82-16MU的Datasheet PDF文件第149页浏览型号90USB82-16MU的Datasheet PDF文件第150页浏览型号90USB82-16MU的Datasheet PDF文件第152页浏览型号90USB82-16MU的Datasheet PDF文件第153页浏览型号90USB82-16MU的Datasheet PDF文件第154页浏览型号90USB82-16MU的Datasheet PDF文件第155页  
AT90USB82/162  
A frame starts with the start bit followed by the least significant data bit. Then the next data bits,  
up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit  
is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can  
be directly followed by a new frame, or the communication line can be set to an idle (high) state.  
Figure 17-4 illustrates the possible combinations of the frame formats. Bits inside brackets are  
optional.  
Figure 17-4. Frame Formats  
FRAME  
(IDLE)  
St  
0
1
2
3
4
[5]  
[6]  
[7]  
[8]  
[P] Sp1 [Sp2] (St / IDLE)  
St  
Start bit, always low.  
Data bits (0 to 8).  
(n)  
P
Parity bit. Can be odd or even.  
Stop bit, always high.  
Sp  
IDLE  
must be  
No transfers on the communication line (RxDn or TxDn). An IDLE line  
high.  
The frame format used by the USART is set by the UCSZn2:0, UPMn1:0 and USBSn bits in  
UCSRnB and UCSRnC. The Receiver and Transmitter use the same setting. Note that changing  
the setting of any of these bits will corrupt all ongoing communication for both the Receiver and  
Transmitter.  
The USART Character SiZe (UCSZn2:0) bits select the number of data bits in the frame. The  
USART Parity mode (UPMn1:0) bits enable and set the type of parity bit. The selection between  
one or two stop bits is done by the USART Stop Bit Select (USBSn) bit. The Receiver ignores  
the second stop bit. An FE (Frame Error) will therefore only be detected in the cases where the  
first stop bit is zero.  
17.3.1  
Parity Bit Calculation  
The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the  
result of the exclusive or is inverted. The relation between the parity bit and data bits is as  
follows::  
Peven = dn 1 ⊕ … ⊕ d3 d2 d1 d0 0  
Podd = dn 1 ⊕ … ⊕ d3 d2 d1 d0 1  
Peven  
Podd  
dn  
Parity bit using even parity  
Parity bit using odd parity  
Data bit n of the character  
If used, the parity bit is located between the last data bit and first stop bit of a serial frame.  
151  
7707D–AVR–07/08  
 复制成功!