欢迎访问ic37.com |
会员登录 免费注册
发布采购

90USB82-16MU 参数 Datasheet PDF下载

90USB82-16MU图片预览
型号: 90USB82-16MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8 / 16K字节 [8-bit Microcontroller with 8/16K Bytes of ISP Flash]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 306 页 / 2299 K
品牌: ATMEL [ ATMEL ]
 浏览型号90USB82-16MU的Datasheet PDF文件第145页浏览型号90USB82-16MU的Datasheet PDF文件第146页浏览型号90USB82-16MU的Datasheet PDF文件第147页浏览型号90USB82-16MU的Datasheet PDF文件第148页浏览型号90USB82-16MU的Datasheet PDF文件第150页浏览型号90USB82-16MU的Datasheet PDF文件第151页浏览型号90USB82-16MU的Datasheet PDF文件第152页浏览型号90USB82-16MU的Datasheet PDF文件第153页  
AT90USB82/162  
Table 17-1 contains equations for calculating the baud rate (in bits per second) and for calculat-  
ing the UBRRn value for each mode of operation using an internally generated clock source.  
Table 17-1. Equations for Calculating Baud Rate Register Setting  
Operating Mode  
Equation for Calculating Baud Rate(1)  
Equation for Calculating UBRR Value  
fOSC  
UBRRn = ----------------------- 1  
16BAUD  
fOSC  
Asynchronous Normal mode  
(U2Xn = 0)  
BAUD = -----------------------------------------  
16(UBRRn + 1)  
fOSC  
UBRRn = -------------------- 1  
8BAUD  
fOSC  
Asynchronous Double Speed  
mode (U2Xn = 1)  
BAUD = --------------------------------------  
8(UBRRn + 1)  
fOSC  
UBRRn = -------------------- 1  
2BAUD  
fOSC  
Synchronous Master mode  
BAUD = --------------------------------------  
2(UBRRn + 1)  
Note:  
1. The baud rate is defined to be the transfer rate in bit per second (bps)  
BAUD  
Baud rate (in bits per second, bps)  
fOSC  
System Oscillator clock frequency  
UBRRn  
Contents of the UBRRHn and UBRRLn Registers, (0-4095)  
Some examples of UBRRn values for some system clock frequencies are found in Table 17-9 on  
page 170.  
17.2.2  
Double Speed Operation (U2Xn)  
The transfer rate can be doubled by setting the U2Xn bit in UCSRnA. Setting this bit only has  
effect for the asynchronous operation. Set this bit to zero when using synchronous operation.  
Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling  
the transfer rate for asynchronous communication. Note however that the Receiver will in this  
case only use half the number of samples (reduced from 16 to 8) for data sampling and clock  
recovery, and therefore a more accurate baud rate setting and system clock are required when  
this mode is used. For the Transmitter, there are no downsides.  
149  
7707D–AVR–07/08  
 复制成功!