欢迎访问ic37.com |
会员登录 免费注册
发布采购

895132-UL 参数 Datasheet PDF下载

895132-UL图片预览
型号: 895132-UL
PDF下载: 下载PDF文件 查看货源
内容描述: USB微控制器,带有64K字节Flash存储器 [USB Microcontroller with 64K Bytes Flash Memory]
分类和应用: 存储微控制器
文件页数/大小: 182 页 / 1660 K
品牌: ATMEL [ ATMEL ]
 浏览型号895132-UL的Datasheet PDF文件第41页浏览型号895132-UL的Datasheet PDF文件第42页浏览型号895132-UL的Datasheet PDF文件第43页浏览型号895132-UL的Datasheet PDF文件第44页浏览型号895132-UL的Datasheet PDF文件第46页浏览型号895132-UL的Datasheet PDF文件第47页浏览型号895132-UL的Datasheet PDF文件第48页浏览型号895132-UL的Datasheet PDF文件第49页  
AT89C5132  
To determine the capacitor value to implement, the highest value of these 2 parameters has to  
be chosen. Table 17 gives some capacitor values examples for a minimum RRST of 50 Kand  
different oscillator startup and VDD rise times.  
Table 17. Minimum Reset Capacitor Value for a 50 kPull-down Resistor(1)  
VDD Rise Time  
Oscillator  
Start-Up Time  
1 ms  
820 nF  
2.7 µF  
10 ms  
1.2 µF  
3.9 µF  
100 ms  
12 µF  
5 ms  
20 ms  
12 µF  
Note:  
1. These values assume VDD starts from 0V to the nominal value. If the time between 2 on/off  
sequences is too fast, the power-supply de-coupling capacitors may not be fully discharged,  
leading to a bad reset sequence.  
11.1.2  
11.1.3  
Warm Reset  
To achieve a valid reset, the reset signal must be maintained for at least 2 machine cycles (24  
oscillator clock periods) while the oscillator is running. The number of clock periods is mode  
independent (X2 or X1).  
Watchdog Reset  
As detailed in Section “Watchdog Timer”, page 61, the WDT generates a 96-clock period pulse  
on the RST pin. In order to properly propagate this pulse to the rest of the application in case of  
external capacitor or power-supply supervisor circuit, a 1 kresistor must be added as shown in  
Figure 11-2.  
Figure 11-2. Reset Circuitry for WDT Reset-out Usage  
VDD  
VDD  
From WDT  
Reset Source  
+
P
RST  
To CPU Core  
and Peripherals  
VDD  
1K  
RST  
VSS  
To Other  
On-board  
Circuitry  
VSS  
11.2 Reset Recommendation to Prevent Flash Corruption  
An example of bad initialization situation may occur in an instance where the bit ENBOOT in  
AUXR1 register is initialized from the hardware bit BLJB upon reset. Since this bit allows map-  
ping of the bootloader in the code area, a reset failure can be critical.  
If one wants the ENBOOT cleared in order to unmap the boot from the code area (yet due to a  
bad reset) the bit ENBOOT in SFRs may be set. If the value of Program Counter is accidently in  
the range of the boot memory addresses then a Flash access (write or erase) may corrupt the  
Flash on-chip memory.  
It is recommended to use an external reset circuitry featuring power supply monitoring to prevent  
system malfunction during periods of insufficient power supply voltage (power supply failure,  
power supply switched off).  
45  
4173E–USB–09/07  
 复制成功!