欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS5050-EQFT 参数 Datasheet PDF下载

AS5050-EQFT图片预览
型号: AS5050-EQFT
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗10位磁旋转编码器 [Low Power 10-Bit Magnetic Rotary Encoder]
分类和应用: 编码器
文件页数/大小: 25 页 / 597 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS5050-EQFT的Datasheet PDF文件第11页浏览型号AS5050-EQFT的Datasheet PDF文件第12页浏览型号AS5050-EQFT的Datasheet PDF文件第13页浏览型号AS5050-EQFT的Datasheet PDF文件第14页浏览型号AS5050-EQFT的Datasheet PDF文件第16页浏览型号AS5050-EQFT的Datasheet PDF文件第17页浏览型号AS5050-EQFT的Datasheet PDF文件第18页浏览型号AS5050-EQFT的Datasheet PDF文件第19页  
AS5050  
Datasheet - Application Information  
8 Application Information  
The benefits of the AS5050 device are as follows:  
Complete system-on-chip  
Low power consumption  
Low operating voltage  
Easy to use SPI interface  
8.1 SPI Interface  
The 16-bit SPI Interface enables read / write access to the register blocks and is compatible to a standard micro controller interface. The SPI  
module is active as soon as /SS pin is pulled low. The AS5050 then reads the digital value on the MOSI (master out slave in) input with every  
falling edge of SCK and writes on its MISO (master in slave out) output with the rising edge. After 16 clock cycles /SS has to be set back to a high  
status in order to reset some parts of the interface core. The SPI Interface can be set in two different modes: 3-wire mode or 4-wire mode.  
Notes:  
1. The wire mode selection is read during the POWER-UP state and can be changed with a power on reset or a software reset command.  
2. For more stability on the SPI Interface, it is very important to place filters. The filter must be placed close to the driving outputs. For  
further information, please refer to the application note AN5000_SPI_Interface.  
Table 15. Wire Mode Selection  
Wire Mode Selection (pad 14)  
wire_mode = LO  
wire_mode = HI  
3-wire mode  
4-wire mode  
8.1.1 SPI Interface Signals (4-Wire Mode, Wire_mode = 1)  
The AS5050 only supports slave operation mode. Therefore SCK for the communication as well as the /SS signal has to be provided by the test  
equipment. The following picture shows a basic interconnection diagram with one master and an AS5050 device and a principle schematic of the  
interface core.  
Figure 10. SPI Interface Connection  
SCK  
SPI_CLK  
SS/  
SPI_SSN  
MOSI  
MOSI  
Interface Core  
RXSR  
RXSPI  
Master Device  
(Tester)  
TXSPI  
TXSR  
MISO  
MISO  
AS5050  
Because the interface has to decode the sent command before it can react and provide data the response of the chip to a specific command  
applied at a time T can be accessed in the next transmission cycle ending at T + TCOM.  
www.ams.com/AS5050  
Revision 1.16  
15 - 25  
 复制成功!