AS1545
Datasheet - Application Information
Figure 47. Exiting Partial Power-Down Mode
The part is fully powered-up
The part begins to power-up
t
power-up1
CSN
1
15
1
15
10
SCLK
DOUTA
VALID DATA
INVALID DATA
DOUTB
Figure 48. Entering Full Power-Down Mode
The part enters fully powered down
The part enters partial power down
The part begins to power-up
CSN
10
15
1
15
10
2
1
2
SCLK
DOUTA
DOUTB
Three-State
Three-State
INVALID DATA
INVALID DATA
Figure 49. Exiting Full Power-Down Mode
The part is fully powered-up
The part begins to power-up
t
power-up1
CSN
1
15
1
15
10
SCLK
DOUTA
VALID DATA
INVALID DATA
DOUTB
Note: It is not necessary to complete the 15 SCLKs once CSN is brought high to enter a power-down mode.
The required power-up time must elapse before a conversion can be initiated, as shown in Figure 49.
Partial Power-Down Mode
This mode is intended for use in applications where slower throughput rates are required. Either the ADC is powered
down between each conversion, or a series of conversions may be performed at a high throughput rate, and the ADC
is then powered down for a relatively long duration between these bursts of several conversions. When the AS1545 is
in partial power-down, all analog circuitry is powered down except for the on-chip reference and reference buffer.
www.austriamicrosystems.com
Revision 1.01
26 - 34