欢迎访问ic37.com |
会员登录 免费注册
发布采购

A3525BC21O22TRA 参数 Datasheet PDF下载

A3525BC21O22TRA图片预览
型号: A3525BC21O22TRA
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的音频处理器系统 [Advanced Audio Processor System]
分类和应用:
文件页数/大小: 194 页 / 3286 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号A3525BC21O22TRA的Datasheet PDF文件第164页浏览型号A3525BC21O22TRA的Datasheet PDF文件第165页浏览型号A3525BC21O22TRA的Datasheet PDF文件第166页浏览型号A3525BC21O22TRA的Datasheet PDF文件第167页浏览型号A3525BC21O22TRA的Datasheet PDF文件第169页浏览型号A3525BC21O22TRA的Datasheet PDF文件第170页浏览型号A3525BC21O22TRA的Datasheet PDF文件第171页浏览型号A3525BC21O22TRA的Datasheet PDF文件第172页  
AS3525-A/-B C22O22  
Data Sheet, Confidential  
7.4.22  
2-Wire-Serial Control Interface  
7.4.22.1 General  
There is an I2C slave block implemented to have access to 64 byte of setting information.  
The I2C address is: Adr_Group8 - audio processors  
8Ch_write  
8Dh_read  
Figure 59 I2C timing  
7.4.22.2 Parameter  
Table 158 I2C Operating Conditions  
Symbol  
VIL  
Parameter  
Notes  
CSCL, CSDA (max 30%DVDD)  
CSCL, CSDA (min 70%DVDD)  
CSCL, CSDA  
Min  
0
Typ  
Max  
0.87  
5.5  
Unit  
V
Input low voltage  
Input high voltage  
Hysteretic  
VIH  
2.03  
200  
V
HYST  
VOL  
Tsp  
450  
-
800  
0.4  
mV  
V
Output low voltage  
Spike insensitivity  
Clock high time  
Clock low time  
Data setup time  
CSDA @3mA  
50  
100  
ns  
ns  
ns  
ns  
TH  
500  
500  
100  
TL  
TSU  
CSDA has to change TSU before rising  
edge of CSCL  
THD  
TS  
Data hold time  
No hold time needed for CSDA relative  
to rising edge of CSCL  
0
ns  
ns  
ns  
Clock start-condition hold time CSCL HIGH hold time relative to  
CSDA edge for start/stop/rep_start  
Output delay  
200  
24  
TPD  
CSDA propagation delay relative to  
low going edge of CSCL  
50  
80  
DVDD =2.9V, Tamb=25ºC; unless otherwise specified  
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.  
www.austriamicrosystems.com Revision 1.13  
168 - 194  
 复制成功!