A43L8316
Self Refresh Entry & Exit Cycle
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
* Note 4
* Note 2
tRC min.
tSS
* Note 6
* Note 1
* Note 3
tSS
* Note 5
CS
RAS
CAS
* Note 7
* Note 7
ADDR
BA
A8/AP
WE
DQM
DQ
Hi-Z
Hi-Z
Self Refresh Exit
Auto Refresh
Self Refresh Entry
: Don't care
* Note : TO ENTER SELF REFRESH MODE
1. with CKE should be low at the same clock cycle.
CS RAS CAS
,
&
2. After 1 clock cycle, all the inputs including the system clock can be don’t care except for CKE.
3. The device remains in self refresh mode as long as CKE stays “Low”.
(cf.) Once the device enters self refresh mode, minimum tRAS is required before exit from self refresh.
TO EXIT SELF REFRESH MODE
4. System clock restart and be stable before returning CKE high.
5.
starts from high.
CS
6. Minimum tRC is required after CKE going high to complete self refresh exit.
7. 1K cycle of burst auto refresh is required before self refresh entry and after self refresh exit.
If the system uses burst refresh.
Preliminary (April, 2000, Version 1.0)
38
AMIC Technology, Inc.
AMICC [ AMIC TECHNOLOGY ]
