A43L8316
Burst Read Single Bit Write Cycle @Burst Length=2, BRSW
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
High
CS
RAS
CAS
* Note 2
RAa
RAa
CAa
CBc
CAd
RBb CAb
RAc
ADDR
BA
A8/AP
RBb
RAc
WE
DQM
DQ
(CL=2)
QAb0 QAb1
DBc0
DBc0
QAd0 QAd1
DAa0
DAa0
DQ
(CL=3)
QAb0 QAb1
QAd0 QAd1
Row Active
(A-Bank)
Read
(A-Bank)
Precharge
(A-Bank)
Row Active
(A-Bank)
Row Active
(B-Bank)
Write with
Auto Precharge
(B-Bank)
Read with
Auto Precharge
(A-Bank)
Write
(A-Bank)
: Don't care
* Note : 1. BRSW mode is enabled by setting BA “High” at MRS (Mode Register Set).
At the BRSW Mode, the burst length at write is fixed to “1” regardless of programed burst length.
2. When BRSW write command with auto precharge is executed, keep it in mind that tRAS should not be violated.
Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command,
The next cycle starts the precharge.
Preliminary (April, 2000, Version 1.0)
35
AMIC Technology, Inc.
AMICC [ AMIC TECHNOLOGY ]
