欢迎访问ic37.com |
会员登录 免费注册
发布采购

A25L080Q4-UFG 参数 Datasheet PDF下载

A25L080Q4-UFG图片预览
型号: A25L080Q4-UFG
PDF下载: 下载PDF文件 查看货源
内容描述: 16Mbit的低电压,串行闪存的100MHz统一4KB扇区 [16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors]
分类和应用: 闪存
文件页数/大小: 43 页 / 681 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A25L080Q4-UFG的Datasheet PDF文件第19页浏览型号A25L080Q4-UFG的Datasheet PDF文件第20页浏览型号A25L080Q4-UFG的Datasheet PDF文件第21页浏览型号A25L080Q4-UFG的Datasheet PDF文件第22页浏览型号A25L080Q4-UFG的Datasheet PDF文件第24页浏览型号A25L080Q4-UFG的Datasheet PDF文件第25页浏览型号A25L080Q4-UFG的Datasheet PDF文件第26页浏览型号A25L080Q4-UFG的Datasheet PDF文件第27页  
A25L016 Series  
Chip Erase (CE)  
The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before  
it can be accepted, a Write Enable (WREN) instruction must  
previously have been executed. After the Write Enable  
(WREN) instruction has been decoded, the device sets the  
Write Enable Latch (WEL).  
S
instruction is not executed. As soon as Chip Select ( ) is  
driven High, the self-timed Chip Erase cycle (whose duration  
is tCE) is initiated. While the Chip Erase cycle is in progress,  
the Status Register may be read to check the value of the  
Write In Progress (WIP) bit. The Write In Progress (WIP) bit is  
1 during the self-timed Chip Erase cycle, and is 0 when it is  
completed. At some unspecified time before the cycle is  
completed, the Write Enable Latch (WEL) bit is reset.  
The Chip Erase (CE) instruction is executed only if all Block  
Protect (BP2, BP1, BP0) bits are 0. The Chip Erase (CE)  
instruction is ignored if one, or more, blocks are protected.  
The Chip Erase (CE) instruction is entered by driving Chip  
S
Select ( ) Low, followed by the instruction code on Serial  
S
Data Input (DIO). Chip Select ( ) must be driven Low for the  
entire duration of the sequence.  
The instruction sequence is shown in Figure 15. Chip Select  
S
(
) must be driven High after the eighth bit of the instruction  
code has been latched in, otherwise the Block Erase  
Figure 15. Chip Erase (CE) Instruction Sequence  
S
0
1
3
2
4 5  
6
7
C
Instruction  
DIO  
Note:. Address bits A23 to A21 are Don’t Care, for A25L016.  
(March, 2012, Version 2.0)  
22  
AMIC Technology Corp.  
 复制成功!