Revision 1.02 – June 27, 2006
S5935 – PCI Product
Data Book
Table 36. Interrupt Control/Status Register (Continued)
Bit
Description
3:2
1:0
Incoming Mailbox Interrupt Select. This field selects which of the four incoming mailboxes is to be the source for
causing an incoming mailbox interrupt. [00]b selects mailbox 1, [01]b selects mailbox 2, [10]b selects mailbox 3 and
[11]b selects mailbox 4. This field is read/write.
Incoming Mailbox Byte Interrupt select. This field selects which byte of the mailbox selected by bits 3 and 2 above is
to actually cause the interrupt. [00]b selects byte 0, [01]b selects byte 2, and so on.
AMCC Confidential and Proprietary
DS1527
85
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
