Revision 1.02 – April 12, 2007
S5920 – PCI Product: Signal Description
Data Book
Table 20. Add-On Bus General Pins
Signal
Type
Description
SYSRST#
out
System Reset. An active-low buffered PCI bus RST# output signal. The signal is asynchro-
nous and can be asserted through software from the PCI host interface.
BPCLK
ADCLK
IRQ#
out
in
Buffered PCI Clock. This output is a buffered form of the PCI bus clock and has all of the
behavioral characteristics of the PCI clock (i.e., DC-to-33 MHz capability).
Add-On Clock. All internal S5920 Add-On bus logic is synchronous to this clock. The clock
is asynchronous to the PCI bus logic unless connected to the BPCLK signal.
out
in
Interrupt Request. This output signals to Add-On logic that a significant event has occurred
as a result of activity within the S5920.
ADDINT#
Add-On interrupt. When enabled and asserted, this input will cause a PCI bus interrupt by
driving INTA# low. The input is level sensitive and can be driven by multiple sources. This
signal is connected to an internal pull-up.
FLT#
in
Float. Floats all S5920 output signals when asserted. This signal is connected to an internal
pull-up
Pin 149
Pin 136
Pin 135
Pin 113
Pin 29
X
X
X
X
X
For factory use only. Must be left open.
For factory use only. Must be left open.
For factory use only. Must be left open.
For factory use only. Must be left open.
For factory use only. Must be left open.
AMCC Confidential and Proprietary
DS1596
39
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
