欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5920QRC 参数 Datasheet PDF下载

S5920QRC图片预览
型号: S5920QRC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PQFP160, 28 X 28 MM, 3.37 MM HEIGHT, GREEN, PLASTIC, QFP-160]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 165 页 / 2405 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5920QRC的Datasheet PDF文件第32页浏览型号S5920QRC的Datasheet PDF文件第33页浏览型号S5920QRC的Datasheet PDF文件第34页浏览型号S5920QRC的Datasheet PDF文件第35页浏览型号S5920QRC的Datasheet PDF文件第37页浏览型号S5920QRC的Datasheet PDF文件第38页浏览型号S5920QRC的Datasheet PDF文件第39页浏览型号S5920QRC的Datasheet PDF文件第40页  
Revision 1.02 – April 12, 2007  
S5920 – PCI Product: Signal Description  
Data Book  
ADD-ON BUS AND S5920 CONTROL SIGNALS  
The following sets of signals represent the interface signals available for the user Add-On bus and S5920 control.  
Table 16. Serial nvRAM Interface Signals  
Signal  
Type  
Description  
SCL  
o/d-out Serial Clock. This clock provides timing for all transactions on the two-wire serial bus. The S5920 drives  
this signal when performing as a serial bus master. SCL operates at the maximum allowable clock  
speed and enters the high Z state when FLT# is asserted or the serial bus is inactive.  
SDA  
o/d  
Serial Data/Address. This bi-directional signal carries serial address and data information between  
nvRAMs and the S5920. This pin enters high Z state when FLT# is asserted or the serial bus is inactive.  
Pin 135  
in  
Reserved. Must be left open.  
Table 17. Direct Mailbox Access Signals  
Signal  
Type  
Description  
MDMODE  
in  
Mailbox Data Mode. The MD[7:0] signal pins are always inputs when this signal is high. The MD[7:0]  
signal pins are defined as inputs and outputs under LOAD# control when MDMODE is low. This pin is  
provided for software compatibility with the S5933. New designs should permanently connect this sig-  
nal low. This signal is connected to an internal pull-up.  
LOAD#  
MD[7:0]  
in  
MD[7:0] is defined as an input bus when this signal is low. The next rising edge of the ADCLK will latch  
MD[7:0] data into byte three of the Add-On outgoing mailbox. When LOAD# is high and MDMODE is  
low, MD[7:0] are defined as outputs displaying byte three of the PCI outgoing mailbox. This signal is  
connected to an internal pull-up.  
t/s  
Mailbox Data bus. The mailbox data registers can be directly accessed using the LOAD# and  
MDMODE signals. When configured as an input, data byte three of the PCI incoming mailbox is  
directly written to from these pins. When configured as an output, data byte three of the PCI outgoing  
mailbox is output to these pins. All MD[7:0] signals have an internal pull-up.  
AMCC Confidential and Proprietary  
DS1596  
36  
 复制成功!