QT2022/32 - Data Sheet: DS3051
Bit
PMA/PMD Status 2 Register 1.8
0
1
2
3
4
5
6
7
8
PMA loopback ability, RO
1
10GBASE-EW ability 1, RO
EEPROM register 17 bit 7 = MDIO register 8018h.7
10GBASE-LW ability 1, RO
EEPROM register 17 bit 6 = MDIO register 8018h.6
10GBASE-SW ability 1, RO
EEPROM register 17 bit 5 = MDIO register 8018h.5
not 10GBASE-LX4, RO
0
10GBASE-ER ability, RO
EEPROM register 17 bit 2 = MDIO register 8018h.2
10GBASE-LR ability, RO
EEPROM register 17 bit 1= MDIO register 8018h.1
10GBASE-SR ability, RO
EEPROM register 17 bit 0 = MDIO register 8018h.0
PMD Transmit disable ability, RO
1
9
Reserved, RO
10
PMA Receive local fault, RO/LH
1 = PMA Receive local fault detected 2
== RXLOSB_I + frxlock (Legacy=1)
== frxlock (Legacy=0)
Linked to 1.9003h.4
11
PMA Transmit local fault, RO/LH
1= PMA Transmit local fault detected 2
== TXFAULT + txlock (Legacy=1)
== Tx FIFO overflow or underflow (Legacy=0)
Linked to 1.9004h.4
12
13
14
15
Receive local fault detect ability, RO
1
Transmit local fault detect ability, RO
1
Device present, RO
0
Device present, RO
1
1. Value of 1 valid for QT2032 only.
2. The field is linked to an MDIO latched high diagnostic alarm register bit. When either register is read both bits will be cleared. The
alarm definition depends on Legacy pin input state, as per Table 19 on page 58.
Revision 5.11
AppliedMicro - Confidential & Proprietary
121
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
