欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405EP-3LB200CZ 参数 Datasheet PDF下载

PPC405EP-3LB200CZ图片预览
型号: PPC405EP-3LB200CZ
PDF下载: 下载PDF文件 查看货源
内容描述: 405EP的PowerPC嵌入式处理器 [PowerPC 405EP Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路微处理器PC时钟
文件页数/大小: 50 页 / 805 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第6页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第7页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第8页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第9页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第11页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第12页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第13页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第14页  
Revision 1.07 – September 10, 2007  
PPC405EP – PowerPC 405EP Embedded Processor  
Serial Interface  
Data Sheet  
One 8-pin UART and one 2-pin (Tx and Rx only) UART interface provided  
Internal serial clock to allows a wide range of baud rates  
Register compatibility with NS16750 register set  
Complete status reporting capability  
Transmitter and receiver are each buffered with 16-byte FIFOs when in FIFO mode  
Fully programmable serial-interface characteristics  
Supports DMA using internal DMA engine  
IIC Bus Interface  
2
Compliant with Phillips® Semiconductors I C Specification, dated 1995  
Operation at 100kHz or 400kHz  
8-bit data  
10- or 7-bit address  
Slave transmitter and receiver  
Master transmitter and receiver  
Multiple bus masters  
Supports fixed V IIC interface  
DD  
Two independent 4 x 1 byte data buffers  
Twelve memory-mapped, fully programmable configuration registers  
One programmable interrupt request signal  
Provides full management of all IIC bus protocol  
Programmable error recovery  
General Purpose IO (GPIO) Controller  
Controller functions and GPIO registers are programmed and accessed via memory-mapped OPB bus  
master accesses  
All GPIOs are pin-shared with other functions. DCRs control whether a particular pin that has GPIO capabil-  
ities acts as a GPIO or is used for another purpose.  
Each GPIO output is separately programmable to emulate an open-drain driver (i.e., drives to zero, three-  
stated if output bit is 1)  
Universal Interrupt Controller (UIC)  
The Universal Interrupt Controller (UIC) provides the control, status, and communications necessary between the  
various sources of interrupts and the local PowerPC processor.  
Features include:  
Supports seven external and 19 internal interrupts  
Edge-triggered or level-sensitive  
Positive or negative active  
Non-critical or critical interrupt to processor core  
Programmable critical interrupt priority ordering  
Programmable critical interrupt vector for faster vector processing  
10  
AMCC  
 复制成功!