欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405EP-3LB133CZ 参数 Datasheet PDF下载

PPC405EP-3LB133CZ图片预览
型号: PPC405EP-3LB133CZ
PDF下载: 下载PDF文件 查看货源
内容描述: 405EP的PowerPC嵌入式处理器 [PowerPC 405EP Embedded Processor]
分类和应用: PC
文件页数/大小: 50 页 / 805 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第38页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第39页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第40页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第41页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第43页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第44页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第45页浏览型号PPC405EP-3LB133CZ的Datasheet PDF文件第46页  
Revision 1.07 – September 10, 2007  
PPC405EP – PowerPC 405EP Embedded Processor  
Spread Spectrum Clocking  
Data Sheet  
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC405EP. This controller  
uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG is referred to  
as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew there is between the  
SSCG and the PLL for a given frequency deviation and modulation frequency. When using an SSCG with the  
PPC405EP the following conditions must be met:  
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the  
PPC405EP with one or more internal clocks at their maximum supported frequency, the SSCG can only  
lower the frequency.  
The maximum frequency deviation cannot exceed 3%, and the modulation frequency cannot exceed  
40kHz. In some cases, on-board PPC405EP peripherals impose more stringent requirements (see Note 1).  
Use the peripheral bus clock (PerClk) for logic that is synchronous to the peripheral bus since this clock  
tracks the modulation.  
Use the SDRAM MemClkOut since it also tracks the modulation.  
Notes:  
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of approx-  
imately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that the  
connected device is running at precise baud rates. If an external serial clock is used the baud rate is unaf-  
fected by the modulation.  
2. Operation of the PPC405EP PCI Bridge is unaffected by the use of an SSCG.  
The PCI controller must be operated in asynchronous mode. When in asynchronous mode, the PCI bus clock  
must be driven into the PPC405EP PCIClk input. In this configuration the PCI controller supports the  
66.66 MHz PCI clock specification which specifies a maximum frequency deviation of -1% at a modulation of  
between 30 kHz and 33 kHz.  
3. Ethernet operation is unaffected.  
4. IIC operation is unaffected.  
Caution: It is up to the system designer to ensure that any SSCG used with the PPC405EP meets the above  
requirements and does not adversely affect other aspects of the system.  
42  
AMCC  
 复制成功!