Revision 5.03 – June 14, 2006
S5320 – PCI Match Maker: Operation Registers
Data Sheet
Table 30. Interrupt Control Status Register
Bit
31:24
23
Description
Reserved. Always zero.
Interrupt Asserted. This read only status bit indicates that one or more of the three possible interrupt conditions
are present. This bit is the OR of the mailbox interrupt conditions described by Bits 17 and 16, as well as the OR
of the Add-On interrupt described in Bit 22 (if the Add-On Interrupt is Enabled with Bit 13). No PCI interrupt is
generated, nor is this bit ever set, for an Add-On Interrupt without the Add-On Interrupt Enable set.
22
Add-On Interrupt. This bit is set when the ADDINT# input pin is driven low by an Add-On bus device. A high bit
indicates an Add-On device is requesting service. In addition, if the ADDINT# Enable bit is set, the S5320 will
assert a PCI interrupt (INTA# driven low). The source driving ADDINT# must deassert this input before the PCI
interrupt (INTA#) is driven to a false state. Host software must clear the Add-On interrupt source before exiting
its interrupt handler routine.
21:18
17
Reserved. Always zero.
PCI Incoming Mailbox Interrupt. This bit can be set when the mailbox is written by the Add-On interface. This bit
operates as read or write one clear. A write to this bit with the data of "one" will cause this bit to be reset; a write
to this bit with the data of ‘0’ will not change the state of this bit.
16
PCI Outgoing Mailbox Interrupt. This bit can be set when the mailbox is read by the Add-On interface. This bit
operates as read or write one clear. A write to this bit with the data of "one" will cause this bit to be reset; a write
to this bit with the data of ‘0’ will not change the state of this bit.
15:14
13
Reserved. Always zero.
ADDINT# Enable. If this bit is high, the S5320 will allow the Add-On interrupt request to drive the INTA# pin. It
has no effect on the assertion of the Add-On Interrupt Bit 22.
12
Enable Incoming Mailbox interrupt. This bit allows a write from the incoming mailbox register byte identified by
bits 9 and 8 to produce a PCI interface interrupt. This bit is read/write.
11:10
9:8
Hardwired to 1. Reserved.
Incoming Mailbox Byte Interrupt Select. This field selects which byte of the mailbox is to actually cause the inter-
rupt. [00]b selects byte 0, [01]b selects byte 1, [10]b selects byte 2, and [11]b selects byte 3. This field is read/
write.
7:5
4
Reserved. Always zero.
Enable Outgoing Mailbox Interrupt. This bit allows a read by the Add-On of the outgoing mailbox register byte
identified by bits 1 and 0 to produce a PCI interface interrupt. This bit is read/write.
3:2
1:0
Hardwired to 1. Reserved.
Outgoing Mailbox Byte Interrupt Select. This field selects which byte of the mailbox is to actually cause the inter-
rupt. [00]b selects byte 0, [01]b selects byte 1, [10]b selects byte 2, and [11]b selects byte 3. This field is read/
write.
64
DS1656
AMCC Confidential and Proprietary
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
