MAX 7000A Programmable Logic Device Data Sheet
Table 1. MAX 7000A Device Features
Feature
EPM7032AE
EPM7064AE
EPM7128AE
EPM7256AE
EPM7512AE
Usable gates
Macrocells
600
32
2
1,250
64
2,500
128
8
5,000
256
16
10,000
512
Logic array blocks
4
32
Maximum user I/O
pins
36
68
100
164
212
t
PD (ns)
4.5
2.9
4.5
2.8
5.0
3.3
5.5
3.9
7.5
5.6
tSU (ns)
tFSU (ns)
2.5
2.5
2.5
2.5
3.0
tCO1 (ns)
3.0
3.1
3.4
3.5
4.7
fCNT (MHz)
227.3
222.2
192.3
172.4
116.3
■
■
■
4.5-ns pin-to-pin logic delays with counter frequencies of up to
227.3 MHz
...and More
Features
MultiVoltTM I/O interface enables device core to run at 3.3 V, while
I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), space-
saving FineLine BGATM, and plastic J-lead chip carrier (PLCC)
packages
■
■
Supports hot-socketing in MAX 7000AE devices
Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
■
■
■
■
PCI-compatible
Bus-friendly architecture, including programmable slew-rate control
Open-drain output option
Programmable macrocell registers with individual clear, preset,
clock, and clock enable controls
■
■
■
Programmable power-up states for macrocell registers in
MAX 7000AE devices
Programmable power-saving mode for 50% or greater power
reduction in each macrocell
Configurable expander product-term distribution, allowing up to
32 product terms per macrocell
■
■
■
■
■
Programmable security bit for protection of proprietary designs
6 to 10 pin- or logic-driven output enable signals
Two global clock signals with optional inversion
Enhanced interconnect resources for improved routability
Fast input setup times provided by a dedicated path from I/O pin to
macrocell registers
■
■
Programmable output slew-rate control
Programmable ground pins
2
Altera Corporation
ALTERA [ ALTERA CORPORATION ]
