MAX 7000 Programmable Logic Device Family Data Sheet
Figure 9 shows the timing requirements for the JTAG signals.
Figure 9. MAX 7000 JTAG Waveforms
TMS
TDI
tJCP
tJCH
t JCL
tJPH
tJPSU
TCK
TDO
tJPXZ
tJPZX
tJPCO
tJSSU
tJSH
gnal
o Be
ured
tJSCO
tJSZX
tJSXZ
gnal
o Be
iven
Table 9 shows the JTAG timing parameters and values for
MAX 7000S devices.
Table 9. JTAG Timing Parameters & Values for MAX 7000S Devices
Symbol
Parameter
Min Max Unit
tJCP
tJCH
tJCL
TCKclock period
TCKclock high time
TCKclock low time
100
50
50
20
45
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tJPSU JTAG port setup time
tJPH JTAG port hold time
tJPCO JTAG port clock to output
25
25
25
tJPZX JTAG port high impedance to valid output
tJPXZ JTAG port valid output to high impedance
tJSSU Capture register setup time
20
45
tJSH
Capture register hold time
tJSCO Update register clock to output
25
25
25
tJSZX Update register high impedance to valid output
tJSXZ Update register valid output to high impedance
Altera Corporation
21
ALTERA [ ALTERA CORPORATION ]
