欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM7128SLC84-15 参数 Datasheet PDF下载

EPM7128SLC84-15图片预览
型号: EPM7128SLC84-15
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程逻辑器件系列 [Programmable Logic Device Family]
分类和应用: 可编程逻辑器件输入元件LTE时钟
文件页数/大小: 66 页 / 1497 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM7128SLC84-15的Datasheet PDF文件第39页浏览型号EPM7128SLC84-15的Datasheet PDF文件第40页浏览型号EPM7128SLC84-15的Datasheet PDF文件第41页浏览型号EPM7128SLC84-15的Datasheet PDF文件第42页浏览型号EPM7128SLC84-15的Datasheet PDF文件第44页浏览型号EPM7128SLC84-15的Datasheet PDF文件第45页浏览型号EPM7128SLC84-15的Datasheet PDF文件第46页浏览型号EPM7128SLC84-15的Datasheet PDF文件第47页  
MAX 7000 Programmable Logic Device Family Data Sheet  
Table 30. EPM7064S Internal Timing Parameters (Part 2 of 2)  
Note (1)  
Symbol  
Parameter  
Conditions  
Speed Grade  
-6 -7  
Min Max Min Max Min Max Min Max  
Unit  
-5  
-10  
t
Register setup time of fast  
input  
1.9  
1.8  
3.0  
3.0  
ns  
ns  
FSU  
t
Register hold time of fast  
input  
0.6  
0.7  
0.5  
0.5  
FH  
t
t
t
t
t
t
t
t
t
Register delay  
1.2  
0.9  
2.7  
2.6  
1.6  
2.0  
2.0  
1.1  
12.0  
1.6  
1.0  
3.3  
3.2  
1.9  
2.4  
2.4  
1.3  
11.0  
1.0  
1.0  
3.0  
3.0  
1.0  
2.0  
2.0  
1.0  
10.0  
2.0  
2.0  
5.0  
5.0  
1.0  
3.0  
3.0  
1.0  
11.0  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
RD  
Combinatorial delay  
Array clock delay  
Register enable time  
Global control delay  
Register preset time  
Register clear time  
PIA delay  
COMB  
IC  
EN  
GLOB  
PRE  
CLR  
PIA  
(7)  
(8)  
Low-power adder  
LPA  
Notes to tables:  
(1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more  
information on switching waveforms.  
(2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t  
parameter  
LPA  
must be added to this minimum width if the clear or reset signal incorporates the t  
parameter into the signal  
LAD  
path.  
(3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This  
parameter applies for both global and array clocking.  
(4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.  
(5) The f  
(6) Operating conditions: V  
values represent the highest frequency for pipelined data.  
MAX  
= 3.3 V ± 10% for commercial and industrial use.  
CCIO  
(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,  
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these  
devices, add an additional 0.1 ns to the PIA timing value.  
(8) The t  
parameter must be added to the t  
, t  
, t , t , t  
, t  
, and t  
parameters for macrocells  
LPA  
LAD LAC IC EN SEXP ACL  
CPPW  
running in the low-power mode.  
Altera Corporation  
43  
 复制成功!