欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM7128SLC84-15N 参数 Datasheet PDF下载

EPM7128SLC84-15N图片预览
型号: EPM7128SLC84-15N
PDF下载: 下载PDF文件 查看货源
内容描述: [EE PLD, 15ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 66 页 / 458 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM7128SLC84-15N的Datasheet PDF文件第5页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第6页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第7页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第8页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第10页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第11页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第12页浏览型号EPM7128SLC84-15N的Datasheet PDF文件第13页  
MAX 7000 Programmable Logic Device Family Data Sheet
Each LAB is fed by the following signals:
36 signals from the PIA that are used for general logic inputs
Global controls that are used for secondary register functions
Direct input paths from I/O pins to the registers that are used
for fast setup times for MAX 7000E and MAX 7000S devices
Macrocells
The MAX 7000 macrocell can be individually configured for either
sequential or combinatorial logic operation. The macrocell consists
of three functional blocks: the logic array, the product-term select
matrix, and the programmable register. The macrocell of EPM7032,
EPM7064, and EPM7096 devices is shown in
Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell
Logic Array
Parallel Logic
Expanders
(from other
macrocells)
Global
Clear
Global
Clocks
2
Fast Input
Select
Programmable
Register
Register
Bypass
To I/O
Control
Block
From
I/O pin
PRN
D/T Q
Product-
T
Term
Select
Matrix
Clear
Select
Clock/
Enable
Select
VCC
ENA
CLRN
Shared Logic
Expanders
36 Signals
from PIA
16 Expander
Product Terms
T
to PIA
Altera Corporation
9