欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16M164C8N 参数 Datasheet PDF下载

EP3C16M164C8N图片预览
型号: EP3C16M164C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 15408 CLBs, 15408-Cell, CMOS, PBGA164, LEAD FREE, MBGA-164]
分类和应用: 可编程逻辑
文件页数/大小: 14 页 / 300 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16M164C8N的Datasheet PDF文件第1页浏览型号EP3C16M164C8N的Datasheet PDF文件第3页浏览型号EP3C16M164C8N的Datasheet PDF文件第4页浏览型号EP3C16M164C8N的Datasheet PDF文件第5页浏览型号EP3C16M164C8N的Datasheet PDF文件第6页浏览型号EP3C16M164C8N的Datasheet PDF文件第7页浏览型号EP3C16M164C8N的Datasheet PDF文件第8页浏览型号EP3C16M164C8N的Datasheet PDF文件第9页  
1–2
Chapter 1: Cyclone III Device Family Overview
Cyclone III Device Family Features
Design Security Feature
Cyclone III LS devices offer the following design security features:
Configuration security using advanced encryption standard (AES) with 256-bit
volatile key
Routing architecture optimized for design separation flow with the Quartus
®
II
software
Design separation flow achieves both physical and functional isolation
between design partitions
Ability to disable external JTAG port
Error Detection (ED) Cycle Indicator to core
Provides a pass or fail indicator at every ED cycle
Provides visibility over intentional or unintentional change of configuration
random access memory (CRAM) bits
Ability to perform zeroization to clear contents of the FPGA logic, CRAM,
embedded memory, and AES key
Internal oscillator enables system monitor and health check capabilities
Increased System Integration
High memory-to-logic and multiplier-to-logic ratio
High I/O count, low-and mid-range density devices for user I/O constrained
applications
Adjustable I/O slew rates to improve signal integrity
Supports I/O standards such as LVTTL, LVCMOS, SSTL, HSTL, PCI, PCI-X,
LVPECL, bus LVDS (BLVDS), LVDS, mini-LVDS, RSDS, and PPDS
Supports the multi-value on-chip termination (OCT) calibration feature to
eliminate variations over process, voltage, and temperature (PVT)
Four phase-locked loops (PLLs) per device provide robust clock management and
synthesis for device clock management, external system clock management, and
I/O interfaces
Five outputs per PLL
Cascadable to save I/Os, ease PCB routing, and reduce jitter
Dynamically reconfigurable to change phase shift, frequency multiplication or
division, or both, and input frequency in the system without reconfiguring the
device
Remote system upgrade without the aid of an external controller
Dedicated cyclical redundancy code checker circuitry to detect single-event upset
(SEU) issues
Nios
®
II embedded processor for Cyclone III device family, offering low cost and
custom-fit embedded processing solutions
July 2012 Altera Corporation