欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第87页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第88页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第89页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第90页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第92页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第93页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第94页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第95页  
Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family
PLL Reconfiguration
5–31
Table 5–7. Loop Filter Control of High Frequency Capacitor
LFC[1]
0
0
1
LFC[0]
0
1
1
Setting (Decimal)
0
1
3
Bypassing PLL Counter
Bypassing a PLL counter results in a multiply (M counter) or a divide (N, C0 to C4
counters) factor of one.
lists the settings for bypassing the counters in Cyclone III device family
PLLs.
Table 5–8. PLL Counter Settings
PLL Scan Chain Bits [0..8] Settings
Description
LSB
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
MSB
1
0
PLL counter bypassed
PLL counter not bypassed
Note to
(1) Bypass bit.
To bypass any of the PLL counters, set the bypass bit to 1. The values on the other bits
are then ignored.
Dynamic Phase Shifting
The dynamic phase shifting feature allows the output phase of individual PLL
outputs to be dynamically adjusted relative to each other and the reference clock
without sending serial data through the scan chain of the corresponding PLL. This
feature simplifies the interface and allows you to quickly adjust t
CO
delays by
changing output clock phase shift in real time. This is achieved by incrementing or
decrementing the VCO phase-tap selection to a given C counter or to the M counter.
The phase is shifted by 1/8 the VCO frequency at a time. The output clocks are active
during this phase reconfiguration process.
lists the control signals that are used for dynamic phase shifting.
Table 5–9. Dynamic Phase Shifting Control Signals (Part 1 of 2)
Signal Name
Description
Counter Select. Three bits decoded to select
either the M or one of the C counters for
phase adjustment. One address map to select
all C counters. This signal is registered in the
PLL on the rising edge of
SCANCLK.
Selects dynamic phase shift direction; 1= UP,
0 = DOWN. Signal is registered in the PLL on
the rising edge of
SCANCLK.
Source
Destination
PLL
reconfiguration
circuit
PLL
reconfiguration
circuit
PHASECOUNTERSELECT[2:0]
Logic array or I/O
pins
PHASEUPDOWN
Logic array or I/O
pins
July 2012
Altera Corporation
Cyclone III Device Handbook
Volume 1