欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第44页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第45页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第46页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第47页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第49页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第50页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第51页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第52页  
3–14
Chapter 3: Memory Blocks in the Cyclone III Device Family
Clocking Modes
Clocking Modes
Cyclone III device family M9K memory blocks support the following clocking modes:
Independent
Input or output
Read or write
Single-clock
When using read or write clock mode, if you perform a simultaneous read or write to
the same address location, the output read data is unknown. If you require the output
data to be a known value, use either single-clock mode or I/O clock mode and choose
the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.
1
Violating the setup or hold time on the memory block input registers might corrupt
the memory contents. This applies to both read and write operations.
Asynchronous clears are available on read address registers, output registers, and
output latches only.
lists the clocking mode versus memory mode support matrix.
Table 3–5. Cyclone III Device Family Memory Clock Modes
Clocking Mode
Independent
Input or output
Read or write
Single-clock
True Dual-Port
Mode
v
v
v
Simple
Dual-Port
Mode
v
v
v
Single-Port
Mode
v
v
ROM Mode
v
v
v
FIFO Mode
v
v
1
Independent Clock Mode
Cyclone III device family M9K memory blocks can implement independent clock
mode for true dual-port memories. In this mode, a separate clock is available for each
port (port A and port B).
clock A
controls all registers on the port A side, while
clock
B
controls all registers on the port B side. Each port also supports independent clock
enables for port A and B registers.
I/O Clock Mode
Cyclone III device family M9K memory blocks can implement input or output clock
mode for FIFO, single-port, true, and simple dual-port memories. In this mode, an
input clock controls all input registers to the memory block, including data, address,
byteena, wren,
and
rden
registers. An output clock controls the data-output registers.
Each memory block port also supports independent clock enables for input and
output registers.
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation