欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第237页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第238页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第239页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第240页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第242页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第243页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第244页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第245页  
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family  
9–83  
Remote System Upgrade  
Cyclone III device family logic array triggered a reconfiguration cycle, possibly  
after downloading a new application configuration image  
External configuration reset (nCONFIG) assertion  
User watchdog timer time out  
Table 9–28 lists the contents of the current state logic in the status register, when the  
remote system upgrade master state machine is in factory configuration or  
application configuration accessing the factory information or application  
information respectively, and the MSEL pin setting is set to AS or AP configuration  
scheme. The status register bit in Table 9–28 lists the bit positions in a 32-bit logic.  
Table 9–28. Remote System Upgrade Current State Logic Contents In Status Register (1)  
Current State Logic  
Status Register Bit  
31:30  
Definition  
Description  
Master State Machine The current state of the RSU master  
current state  
Reserved bits  
state machine  
29:24  
Padding bits that are set to all 0's  
(2)  
Factory information  
The current 24-bit boot address that was  
used by the configuration scheme as the  
start address to load the current  
configuration.  
23:0  
Boot address  
Master State Machine The current state of the RSU master  
31:30  
29  
current state  
state machine  
User watchdog timer  
enable bit  
The current state of the user watchdog  
enable, which is active high  
Application information  
(3)  
part 1  
The current entire 29-bit  
watchdog time-out value  
User watchdog timer  
time-out value  
28:0  
Master State Machine The current state of the RSU master  
31:30  
29:24  
current state  
state machine  
Reserved bits  
Padding bits that are set to all 0’s  
Application information  
part 2  
(3)  
The current 24-bit boot address that was  
used by the configuration scheme as the  
start address to load the current  
configuration  
23:0  
Boot address  
Notes to Table 9–28:  
(1) The MSEL pin setting is in the AS or AP configuration scheme.  
(2) The RSU master state machine is in factory configuration.  
(3) The RSU master state machine is in application configuration.  
The previous two application configurations are available in the previous state  
registers (previous state register 1 and previous state register 2), but only for  
debugging purposes.  
August 2012 Altera Corporation  
Cyclone III Device Handbook  
Volume 1