欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第169页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第170页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第171页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第172页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第174页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第175页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第176页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第177页  
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
9–15
captures all its configuration data from the bitstream, it drives the
nCEO
pin low,
enabling the next device in the chain. You can leave the
nCEO
pin of the last device
unconnected or use it as a user I/O pin after configuration if the last device in the
chain is a Cyclone III device family. The
nCONFIG, nSTATUS, CONF_DONE, DCLK,
and
DATA[0]
pins of each device in the chain are connected (Figure
Figure 9–4. Multi-device AS Configuration
V
CCIO
(1)
V
CCIO
(1)
V
CCIO
(1)
V
CCIO
(2)
10 kΩ
10 kΩ
10 kΩ
10 kΩ
Serial Configuration
Device
Master Device of the
Cyclone
III Device Family
nSTATUS
CONF_DONE
nCONFIG
nCE
nCEO
GND
25
Ω
(6)
50
Ω
(6), (8)
DATA[0]
DCLK
nCSO
(5)
ASDO
(5)
50
Ω
(8)
Slave Device of
the
Cyclone III Device Family
nSTATUS
CONF_DONE
nCONFIG
nCE
nCEO
N.C.
(3)
DATA
DCLK
nCS
ASDI
DATA[0]
DCLK
MSEL[3..0]
(4)
MSEL[3..0]
(4)
Buffers (7)
Notes to
(1) Connect the pull-up resistors to the V
CCIO
supply of the bank in which the pin resides.
(2) Connect the pull-up resistor to the V
CCIO
supply voltage of the I/O bank in which the
nCE
pin resides.
(3) You can leave the
nCEO
pin unconnected or use it as a user I/O pin when it does not feed the
nCE
pin of another device.
(4) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone III device
family in AS mode and the slave devices in PS mode. To connect
MSEL[3..0]
for the master device in AS mode and slave devices in PS mode,
refer to
Connect the MSEL pins directly to V
CCA
or GND.
(5) These are dual-purpose I/O pins. The
nCSO
pin functions as the
FLASH_NCE
pin in AP mode. The
ASDO
pin functions as the
DATA[1]
pin in other
AP and FPP modes.
(6) Connect the series resistor at the near end of the serial configuration device.
(7) Connect the repeater buffers between the master and slave devices of the Cyclone III device family for
DATA[0]
and
DCLK.
All I/O inputs must
maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in
(8) The 50- series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50- series
resistors if the 2.5- or 3.0-V configuration voltage standard is applied.
The first Cyclone III device family in the chain is the configuration master and
controls the configuration of the entire chain. You must connect its MSEL pins to
select the AS configuration scheme. The remaining Cyclone III device family is
configuration slaves and you must connect their MSEL pins to select the PS
configuration scheme. Any other Altera device that supports PS configuration can
also be part of the chain as a configuration slave.
August 2012
Altera Corporation
Cyclone III Device Handbook
Volume 1