欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2S90F1020C4N 参数 Datasheet PDF下载

EP2S90F1020C4N图片预览
型号: EP2S90F1020C4N
PDF下载: 下载PDF文件 查看货源
内容描述: Stratix II系列提供了以下功能 [The Stratix II family offers the following features]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 238 页 / 2897 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2S90F1020C4N的Datasheet PDF文件第9页浏览型号EP2S90F1020C4N的Datasheet PDF文件第10页浏览型号EP2S90F1020C4N的Datasheet PDF文件第11页浏览型号EP2S90F1020C4N的Datasheet PDF文件第12页浏览型号EP2S90F1020C4N的Datasheet PDF文件第14页浏览型号EP2S90F1020C4N的Datasheet PDF文件第15页浏览型号EP2S90F1020C4N的Datasheet PDF文件第16页浏览型号EP2S90F1020C4N的Datasheet PDF文件第17页  
Stratix II Architecture  
Figure 2–3. Direct Link Connection  
Direct link interconnect from  
left LAB, TriMatrix memory  
Direct link interconnect from  
right LAB, TriMatrix memory  
block, DSP block, or IOE output  
block, DSP block, or IOE output  
ALMs  
Direct link  
interconnect  
to right  
Direct link  
interconnect  
to left  
Local  
Interconnect  
LAB Control Signals  
Each LAB contains dedicated logic for driving control signals to its ALMs.  
The control signals include three clocks, three clock enables, two  
asynchronous clears, synchronous clear, asynchronous preset/load, and  
synchronous load control signals. This gives a maximum of 11 control  
signals at a time. Although synchronous load and clear signals are  
generally used when implementing counters, they can also be used with  
other functions.  
Each LAB can use three clocks and three clock enable signals. However,  
there can only be up to two unique clocks per LAB, as shown in the LAB  
control signal generation circuit in Figure 2–4. Each LAB's clock and clock  
enable signals are linked. For example, any ALM in a particular LAB  
using the labclk1signal also uses labclkena1. If the LAB uses both  
the rising and falling edges of a clock, it also uses two LAB-wide clock  
signals. De-asserting the clock enable signal turns off the corresponding  
LAB-wide clock.  
Each LAB can use two asynchronous clear signals and an asynchronous  
load/preset signal. By default, the Quartus II software uses a NOTgate  
push-back technique to achieve preset. If you disable the NOTgate  
push-up option or assign a given register to power up high using the  
Quartus II software, the preset is achieved using the asynchronous load  
Altera Corporation  
May 2007  
2–5  
Stratix II Device Handbook, Volume 1