欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C8T144I8N 参数 Datasheet PDF下载

EP2C8T144I8N图片预览
型号: EP2C8T144I8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 470 页 / 5765 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C8T144I8N的Datasheet PDF文件第413页浏览型号EP2C8T144I8N的Datasheet PDF文件第414页浏览型号EP2C8T144I8N的Datasheet PDF文件第415页浏览型号EP2C8T144I8N的Datasheet PDF文件第416页浏览型号EP2C8T144I8N的Datasheet PDF文件第418页浏览型号EP2C8T144I8N的Datasheet PDF文件第419页浏览型号EP2C8T144I8N的Datasheet PDF文件第420页浏览型号EP2C8T144I8N的Datasheet PDF文件第421页  
Configuring Cyclone II Devices  
Figure 13–25. JTAG Configuration of a Single Device Using a Download Cable  
V
(1)  
CC  
1 kΩ  
V
(1)  
V
(1)  
CC  
CC  
V
(1)  
CC  
10 kΩ  
10 kΩ  
V
(1)  
CC  
1 kΩ  
Cyclone II Device  
10 kΩ  
nCE (4)  
TCK  
TDO  
N.C.  
nCE0  
GND  
TMS  
TDI  
USB Blaster, ByteBlaster II,  
MasterBlaster, or  
ByteBlasterMV 10-Pin Male  
Header (Top View)  
nSTATUS  
CONF_DONE  
nCONFIG  
MSEL0  
(2)  
(2)  
Pin 1  
V
Serial Configuration Device  
CC  
MSEL1  
GND  
(3)  
Serial  
Flash  
V
ASDI  
nCS  
DCLK  
DATA  
ASDO  
nCSO  
DCLK  
DATA0  
IO  
Loader  
1 kΩ  
GND  
GND  
Notes to Figure 13–25:  
(1) The pull-up resistor should be connected to the same supply voltage as the USB Blaster, MasterBlaster (VIO pin),  
ByteBlaster II, or ByteBlasterMV cable.  
(2) The nCONFIG, MSEL[1..0]pins should be connected to support a non-JTAG configuration scheme. If only JTAG  
configuration is used, connect nCONFIGto VCC, and MSEL[1..0] to ground. Pull DCLKeither high or low,  
whichever is convenient on your board.  
(3) Pin 6 of the header is a VIO reference voltage for the MasterBlaster output driver. VIO should match the device’s  
VCCIO. Refer to the MasterBlaster Serial/USB Communications Cable Data Sheet for this value. In the ByteBlasterMV  
cable, this pin is a no connect. In the USB Blaster and ByteBlaster II cables, this pin is connected to nCEwhen it is  
used for active serial programming, otherwise it is a no connect.  
(4) nCEmust be connected to GND or driven low for successful JTAG configuration.  
ISP of Serial Configuration Device  
In the second stage, the serial flash loader design in the master Cyclone II  
device allows you to write the configuration data for the device chain into  
the serial configuration device by using the Cyclone II JTAG interface.  
The JTAG interface sends the programming data for the serial  
configuration device to the Cyclone II device first. The Cyclone II device  
then uses the ASMI pins to transmit the data to the serial configuration  
device.  
Altera Corporation  
February 2007  
13–63  
Cyclone II Device Handbook, Volume 1  
 复制成功!