欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C35F672C8N 参数 Datasheet PDF下载

EP2C35F672C8N图片预览
型号: EP2C35F672C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C35F672C8N的Datasheet PDF文件第99页浏览型号EP2C35F672C8N的Datasheet PDF文件第100页浏览型号EP2C35F672C8N的Datasheet PDF文件第101页浏览型号EP2C35F672C8N的Datasheet PDF文件第102页浏览型号EP2C35F672C8N的Datasheet PDF文件第104页浏览型号EP2C35F672C8N的Datasheet PDF文件第105页浏览型号EP2C35F672C8N的Datasheet PDF文件第106页浏览型号EP2C35F672C8N的Datasheet PDF文件第107页  
Hot Socketing & Power-On Reset  
If you cannot meet the maximum VCC ramp time requirement, you must  
use an external component to hold nCONFIGlow until the power supplies  
have reached their minimum recommend operating levels. Otherwise,  
the device may not properly configure and enter user mode.  
Cyclone II devices are hot socketable and support all power-up and  
power-down sequences with the one requirement that VCCIO and VCCINT  
be powered up and down within 100 ms of each other to keep the I/O  
pins from driving out. Cyclone II devices do not require any external  
devices for hot socketing and power sequencing.  
Conclusion  
Table 4–1 shows the revision history for this document.  
Document  
Revision History  
Table 4–1. Document Revision History  
Date &  
Document  
Version  
Changes Made  
Summary of Changes  
February 2007  
v3.1  
Added document revision history.  
Updated “I/O Pins Remain Tri-Stated during Power-Up”  
section.  
Updated “Power-On Reset Circuitry” section.  
Added footnote to Figure 4–3.  
Specified VCCIO and VCCINT  
supplies must be GND  
when "not powered".  
Added clarification about  
input-tristate behavior.  
Added infomation on VCC  
monotonic ramp.  
July 2005 v2.0  
Updated technical content throughout.  
Removed ESD section.  
February 2005  
v1.1  
June 2004 v1.0 Added document to the Cyclone II Device Handbook.  
Altera Corporation  
February 2007  
4–7  
Cyclone II Device Handbook, Volume 1  
 复制成功!