欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第55页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第56页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第57页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第58页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第60页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第61页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第62页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第63页  
Source-Synchronous Signaling With DPA  
Figure 3–7. PLL & Channel Layout in EP1SGX40 Devices  
Notes (1), (2), (3)  
CLKIN  
PLL (1)  
1 Receiver  
1 Transmitter  
22 Rows  
8
1 Transmitter  
1 Receiver  
Fast  
PLL 1  
Eight-Phase  
Clock  
INCLK0  
INCLK1  
Eight-Phase  
Clock  
Fast  
PLL 2  
1 Receiver  
1 Transmitter  
8
23 Rows  
1 Transmitter  
1 Receiver  
CLKIN  
PLL (1)  
Notes to Figure 3–7:  
(1) Corner PLLs do not support DPA.  
(2) Not all eight phases are used by the receiver channel or transmitter channel in  
non-DPA mode.  
(3) The center PLLs can only clock 20 transceivers in either direction. Using Fast PLL2,  
you can clock a total of 40 transceivers, 20 in each direction.  
Altera Corporation  
August 2005  
3–9  
Stratix GX Device Handbook, Volume 1  
 
 
 
 
 复制成功!