欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第142页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第143页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第144页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第145页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第147页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第148页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第149页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第150页  
PLLs & Clock Networks  
Figure 4–49. Global & Regional Clock Connections From Side Pins & Fast PLL Outputs Note (1)  
RCLK1  
RCLK0  
G1  
G3  
G0  
G2  
FPLL7CLK  
l0  
l1  
PLL 7  
g0  
CLK0  
CLK1  
l0  
l1  
PLL 1  
PLL 2  
g0  
CLK2  
CLK3  
l0  
l1  
g0  
l0  
l1  
PLL 8  
g0  
FPLL8CLK  
RCLK2  
RCLK3  
Global  
Clocks  
Regional  
Clocks  
Note to Figure 4–49:  
(1) PLLs 1,2 7, and 8 are fast PLLs. PLLs 7 and 8 do not drive global clocks.  
Figure 4–50 shows the global and regional clocking from enhanced PLL  
outputs and top CLKpins.  
4–80  
Stratix GX Device Handbook, Volume 1  
Altera Corporation  
February 2005  
 
 
 复制成功!