欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第67页浏览型号EP1S20F672C7N的Datasheet PDF文件第68页浏览型号EP1S20F672C7N的Datasheet PDF文件第69页浏览型号EP1S20F672C7N的Datasheet PDF文件第70页浏览型号EP1S20F672C7N的Datasheet PDF文件第72页浏览型号EP1S20F672C7N的Datasheet PDF文件第73页浏览型号EP1S20F672C7N的Datasheet PDF文件第74页浏览型号EP1S20F672C7N的Datasheet PDF文件第75页  
Stratix Architecture  
Figure 2–25. Input/Output Clock Mode in True Dual-Port Mode Notes (1), (2)  
Notes to Figure 2–25:  
(1) All registers shown have asynchronous clear ports.  
(2) Violating the setup or hold time on the address registers could corrupt the memory  
contents. This applies to both read and write operations.  
Altera Corporation  
July 2005  
2–47  
Stratix Device Handbook, Volume 1  
 
 
 
 复制成功!