欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第22页浏览型号EP1S20F672C7N的Datasheet PDF文件第23页浏览型号EP1S20F672C7N的Datasheet PDF文件第24页浏览型号EP1S20F672C7N的Datasheet PDF文件第25页浏览型号EP1S20F672C7N的Datasheet PDF文件第27页浏览型号EP1S20F672C7N的Datasheet PDF文件第28页浏览型号EP1S20F672C7N的Datasheet PDF文件第29页浏览型号EP1S20F672C7N的Datasheet PDF文件第30页  
Functional Description  
dedicated clocks, these registers provide exceptional performance and  
interface support with external memory devices such as DDR SDRAM,  
FCRAM, ZBT, and QDR SRAM devices.  
High-speed serial interface channels support transfers at up to 840 Mbps  
using LVDS, LVPECL, 3.3-V PCML, or HyperTransport technology I/O  
standards.  
Figure 2–1 shows an overview of the Stratix device.  
Figure 2–1. Stratix Block Diagram  
M4K RAM Blocks  
for True Dual-Port  
M512 RAM Blocks for  
Dual-Port Memory, Shift  
Registers, & FIFO Buffers  
DSP Blocks for  
Multiplication and Full  
Implementation of FIR Filters  
IOEs Support DDR, PCI, GTL+, SSTL-3,  
Memory & Other Embedded SSTL-2, HSTL, LVDS, LVPECL, PCML,  
Memory Functions  
HyperTransport & other I/O Standards  
IOEs  
LABs  
IOEs  
LABs  
IOEs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
M-RAM Block  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
IOEs  
IOEs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
LABs  
DSP  
Block  
2–2  
Stratix Device Handbook, Volume 1  
Altera Corporation  
July 2005