欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第233页浏览型号EP1S20F672C7N的Datasheet PDF文件第234页浏览型号EP1S20F672C7N的Datasheet PDF文件第235页浏览型号EP1S20F672C7N的Datasheet PDF文件第236页浏览型号EP1S20F672C7N的Datasheet PDF文件第238页浏览型号EP1S20F672C7N的Datasheet PDF文件第239页浏览型号EP1S20F672C7N的Datasheet PDF文件第240页浏览型号EP1S20F672C7N的Datasheet PDF文件第241页  
DC & Switching Characteristics  
Definition of I/O Skew  
I/O skew is defined as the absolute value of the worst-case difference in  
clock-to-out times (tCO) between any two output registers fed by a  
common clock source.  
I/O bank skew is made up of the following components:  
Clock network skews: This is the difference between the arrival times  
of the clock at the clock input port of the two IOE registers.  
Package skews: This is the package trace length differences between  
(I/O pad A to I/O pin A) and (I/O pad B to I/O pin B).  
Figure 4–5 shows an example of two IOE registers located in the same  
bank, being fed by a common clock source. The clock can come from an  
input pin or from a PLL output.  
Figure 4–5. I/O Skew within an I/O Bank  
I/O Bank  
I/O Pin A  
Common Source of GCLK  
I/O Pin B  
Fast Edge  
I/O Pin A  
Slow Edge  
I/O Pin B  
I/O Skew  
I/O Skew  
Altera Corporation  
January 2006  
4–57  
Stratix Device Handbook, Volume 1