欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1K100 参数 Datasheet PDF下载

EP1K100图片预览
型号: EP1K100
PDF下载: 下载PDF文件 查看货源
内容描述: 1.增强型配置器件( EPC4 , EPC8和EPC16 )数据表 [1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet]
分类和应用: PC
文件页数/大小: 34 页 / 444 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1K100的Datasheet PDF文件第19页浏览型号EP1K100的Datasheet PDF文件第20页浏览型号EP1K100的Datasheet PDF文件第21页浏览型号EP1K100的Datasheet PDF文件第22页浏览型号EP1K100的Datasheet PDF文件第24页浏览型号EP1K100的Datasheet PDF文件第25页浏览型号EP1K100的Datasheet PDF文件第26页浏览型号EP1K100的Datasheet PDF文件第27页  
Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet  
1–23  
Pin Description  
Table 1–9. External Flash Interface Pins (Part 2 of 3)  
Pin Name  
RP#(1)  
Pin Type  
Description  
Input  
Active low flash input pin that resets the flash when asserted. When high, it  
enables normal operation. When low, it inhibits write operation to the flash  
memory, which provides data protection during power transitions.  
This flash input is not internally connected to the controller. Hence, an external  
loop-back connection between C-RP#and F-RP#must be made on the board  
even when you are not using the external flash interface.  
When using the external flash interface, connect the external device to the RP#  
pin with the loop back. Always tri-state RP#when the flash is not in use.  
OE#  
Input  
Input  
Active-low flash-control input that is asserted by the controller or external device  
during flash read cycles. When asserted, it enables the drivers of the flash output  
pins.  
Leave this pin floating on the board when the external flash interface is not used.  
WE#(1)  
Active-low flash-write strobe asserted by the controller or external device during  
flash write cycles. When asserted, it controls writes to the flash memory. In the  
flash memory, addresses and data are latched on the rising edge of the WE#  
pulse.  
This flash input is not internally connected to the controller. Hence, an external  
loop-back connection between C-WE#and F-WE#must be made on the board  
even when you are not using the external flash interface.  
When using the external flash interface, connect the external device to the WE#  
pin with the loop back.  
WP#  
Input  
Usually tied to VCC or ground on the board. The controller does not drive this pin  
because it could cause contention.  
Connection to VCC is recommended for faster block erase/programming times and  
to allow programming of the flash-bottom boot block, which is required when  
programming the device using the Quartus II software.  
This pin should be connected to VCC even when the external flash interface is not  
used.  
VCCW  
Supply  
Block erase, full-chip erase, word write, or lock-bit configuration power supply.  
Connect this pin to the 3.3-V VCC supply, even when you are not using the external  
flash interface.  
RY/BY#  
Open-Drain Output Flash asserts this pin when a write or erase operation is complete. This pin is not  
connected to the controller. RY/BY#is only available in Sharp flash-based EPC8  
and EPC16. (2)  
Leave this pin floating when the external flash interface is not used.  
© December 2009 Altera Corporation  
Configuration Handbook (Complete Two-Volume Set)  
 复制成功!