欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C6F256I8 参数 Datasheet PDF下载

EP1C6F256I8图片预览
型号: EP1C6F256I8
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列 [Cyclone FPGA Family]
分类和应用: 可编程逻辑时钟
文件页数/大小: 94 页 / 1066 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C6F256I8的Datasheet PDF文件第24页浏览型号EP1C6F256I8的Datasheet PDF文件第25页浏览型号EP1C6F256I8的Datasheet PDF文件第26页浏览型号EP1C6F256I8的Datasheet PDF文件第27页浏览型号EP1C6F256I8的Datasheet PDF文件第29页浏览型号EP1C6F256I8的Datasheet PDF文件第30页浏览型号EP1C6F256I8的Datasheet PDF文件第31页浏览型号EP1C6F256I8的Datasheet PDF文件第32页  
Cyclone FPGA Family Data Sheet  
Preliminary Information  
Byte Enables  
M4K blocks support byte writes when the write port has a data width of  
16, 18, 32, or 36 bits. The byte enables allow the input data to be masked  
so the device can write to specific bytes. The unwritten bytes retain the  
previous written value. Table 8 summarizes the byte selection.  
Table 8. Byte Enable for M4K Blocks  
Notes (1), (2)  
byteena[3..0]  
datain ×18  
datain ×36  
[0] = 1  
[1] = 1  
[2] = 1  
[3] = 1  
[8..0]  
[8..0]  
[17..9]  
[17..9]  
[26..18]  
[35..27]  
Notes to Table 8:  
(1) Any combination of byte enables is possible.  
(2) Byte enables can be used in the same manner with 8-bit words, i.e., in ×16 and ×32  
modes.  
Control Signals & M4K Interface  
The M4K blocks allow for different clocks on their inputs and outputs.  
Either of the two clocks feeding the block can clock M4K block registers  
(renwe, address, byte enable, datain, and output registers). Only the  
output register can be bypassed. The six labclksignals or local  
interconnects can drive the control signals for the A and B ports of the  
M4K block. LEs can also control the clock_a, clock_b, renwe_a,  
renwe_b, clr_a, clr_b, clocken_a, and clocken_bsignals, as  
shown in Figure 15.  
The R4, C4, and direct link interconnects from adjacent LABs drive the  
M4K block local interconnect. The M4K blocks can communicate with  
LABs on either the left or right side through these row resources or with  
LAB columns on either the right or left with the column resources. Up to  
10 direct link input connections to the M4K block are possible from the left  
adjacent LABs and another 10 possible from the right adjacent LAB. M4K  
block outputs can also connect to left and right LABs through 10 direct  
link interconnects each. Figure 16 shows the M4K block to logic array  
interface.  
28  
Altera Corporation  
 复制成功!