欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C20F400C7ES 参数 Datasheet PDF下载

EP1C20F400C7ES图片预览
型号: EP1C20F400C7ES
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列数据手册 [Cyclone FPGA Family Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 104 页 / 1353 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C20F400C7ES的Datasheet PDF文件第54页浏览型号EP1C20F400C7ES的Datasheet PDF文件第55页浏览型号EP1C20F400C7ES的Datasheet PDF文件第56页浏览型号EP1C20F400C7ES的Datasheet PDF文件第57页浏览型号EP1C20F400C7ES的Datasheet PDF文件第59页浏览型号EP1C20F400C7ES的Datasheet PDF文件第60页浏览型号EP1C20F400C7ES的Datasheet PDF文件第61页浏览型号EP1C20F400C7ES的Datasheet PDF文件第62页  
Cyclone Device Handbook, Volume 1  
Advanced I/O Standard Support  
Cyclone device IOEs support the following I/O standards:  
3.3-V LVTTL/LVCMOS  
2.5-V LVTTL/LVCMOS  
1.8-V LVTTL/LVCMOS  
1.5-V LVCMOS  
3.3-V PCI  
LVDS  
RSDS  
SSTL-2 class I and II  
SSTL-3 class I and II  
Differential SSTL-2 class II (on output clocks only)  
Table 2–12 describes the I/O standards supported by Cyclone devices.  
Table 2–12. Cyclone I/O Standards  
Board  
Termination  
Voltage (VTT) (V)  
Input Reference  
Voltage (VREF) (V) Voltage (VCCIO) (V)  
Output Supply  
I/O Standard  
Type  
3.3-V LVTTL/LVCMOS  
2.5-V LVTTL/LVCMOS  
1.8-V LVTTL/LVCMOS  
1.5-V LVCMOS  
Single-ended  
Single-ended  
Single-ended  
Single-ended  
Single-ended  
Differential  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
1.25  
1.5  
3.3  
2.5  
1.8  
1.5  
3.3  
2.5  
2.5  
2.5  
3.3  
2.5  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
1.25  
1.5  
3.3-V PCI (1)  
LVDS (2)  
RSDS (2)  
Differential  
SSTL-2 class I and II  
SSTL-3 class I and II  
Differential SSTL-2 (3)  
Voltage-referenced  
Voltage-referenced  
Differential  
1.25  
1.25  
Notes to Table 2–12:  
(1) There is no megafunction support for EP1C3 devices for the PCI compiler. However, EP1C3 devices support PCI  
by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device  
requires an external diode for PCI compliance.  
(2) EP1C3 devices in the 100-pin TQFP package do not support the LVDS and RSDS I/O standards.  
(3) This I/O standard is only available on output clock pins (PLL_OUTpins). EP1C3 devices in the 100-pin package  
do not support this I/O standard as it does not have PLL_OUTpins.  
Cyclone devices contain four I/O banks, as shown in Figure 2–35. I/O  
banks 1 and 3 support all the I/O standards listed in Table 2–12. I/O  
banks 2 and 4 support all the I/O standards listed in Table 2–12 except the  
3.3-V PCI standard. I/O banks 2 and 4 contain dual-purpose DQS, DQ,  
2–52  
Preliminary  
Altera Corporation  
January 2007  
 复制成功!