欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M1270ZT64A4N 参数 Datasheet PDF下载

5M1270ZT64A4N图片预览
型号: 5M1270ZT64A4N
PDF下载: 下载PDF文件 查看货源
内容描述: MAX V器件手册 [MAX V Device Handbook]
分类和应用:
文件页数/大小: 166 页 / 4016 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5M1270ZT64A4N的Datasheet PDF文件第27页浏览型号5M1270ZT64A4N的Datasheet PDF文件第28页浏览型号5M1270ZT64A4N的Datasheet PDF文件第29页浏览型号5M1270ZT64A4N的Datasheet PDF文件第30页浏览型号5M1270ZT64A4N的Datasheet PDF文件第32页浏览型号5M1270ZT64A4N的Datasheet PDF文件第33页浏览型号5M1270ZT64A4N的Datasheet PDF文件第34页浏览型号5M1270ZT64A4N的Datasheet PDF文件第35页  
Chapter 2: MAX V Architecture  
2–19  
Global Signals  
Global Signals  
Each MAX V device has four dual-purpose dedicated clock pins (GCLK[3..0], two  
pins on the left side and two pins on the right side) that drive the global clock network  
for clocking, as shown in Figure 2–13. These four pins can also be used as GPIOs if  
they are not used to drive the global clock network.  
The four global clock lines in the global clock network drive throughout the entire  
device. The global clock network can provide clocks for all resources within the  
device including LEs, LAB local interconnect, IOEs, and the UFM block. The global  
clock lines can also be used for global control signals, such as clock enables,  
synchronous or asynchronous clears, presets, output enables, or protocol control  
signals such as TRDYand IRDYfor the PCI I/O standard. Internal logic can drive the  
global clock network for internally-generated global clocks and control signals.  
Figure 2–13 shows the various sources that drive the global clock network.  
Figure 2–13. Global Clock Generation  
GCLK0  
GCLK1  
GCLK2  
4
Global Clock  
Network  
GCLK3  
4
Logic Array(1)  
Note to Figure 2–13:  
(1) Any I/O pin can use a MultiTrack interconnect to route as a logic array-generated global clock signal.  
The global clock network drives to individual LAB column signals, LAB column  
clocks [3..0], that span an entire LAB column from the top to the bottom of the  
device. Unused global clocks or control signals in an LAB column are turned off at the  
LAB column clock buffers shown in Figure 2–14. The LAB column clocks [3..0]are  
multiplexed down to two LAB clock signals and one LAB clear signal. Other control  
signal types route from the global clock network into the LAB local interconnect. For  
more information, refer to “LAB Control Signals” on page 2–6.  
December 2010 Altera Corporation  
MAX V Device Handbook  
 复制成功!