欢迎访问ic37.com |
会员登录 免费注册
发布采购

5ASXMB3E4F31I3N 参数 Datasheet PDF下载

5ASXMB3E4F31I3N图片预览
型号: 5ASXMB3E4F31I3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 670MHz, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 时钟LTE可编程逻辑
文件页数/大小: 184 页 / 1809 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第52页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第53页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第54页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第55页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第57页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第58页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第59页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第60页  
AV-51002  
2017.02.10  
1-53  
High-Speed I/O Specifications  
–I3, –C4  
Typ  
–I5, –C5  
Typ  
–C6  
Symbol  
Condition  
Unit  
Min  
Max  
Min  
Max  
Min  
Typ  
Max  
True Differential I/O  
150  
150  
150  
ps  
Standards  
TCCS  
Emulated Differential  
300  
300  
300  
ps  
I/O Standards  
SERDES factor J =3 to 150  
10(76)  
1250  
150  
1250  
150  
1050  
Mbps  
Mbps  
Mbps  
Mbps  
True Differential I/O  
Standards - fHSDRDPA  
(data rate)  
SERDES factor J ≥ 8  
with DPA(76)(78)  
150  
1600  
150  
1500  
150  
1250  
(77)  
(83)  
(77)  
(83)  
(77)  
(83)  
Receiver  
SERDES factor J = 3  
to 10  
(77)  
(79)  
(77)  
(79)  
(77)  
(79)  
fHSDR (data rate)  
SERDES factor J = 1  
to 2, uses DDR  
registers  
DPA Mode DPA run length  
10000  
300  
10000  
300  
10000  
300  
UI  
Sof-CDR  
Sof-CDR ppm tolerance  
ppm  
Mode  
Non-DPA  
Mode  
Sampling Window  
300  
300  
300  
ps  
(83)  
You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board  
skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.  
Arria V GX, GT, SX, and ST Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!