欢迎访问ic37.com |
会员登录 免费注册
发布采购

10M25SAE144I7G 参数 Datasheet PDF下载

10M25SAE144I7G图片预览
型号: 10M25SAE144I7G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PQFP144, 22 X 22 MM, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC, EQFP-144]
分类和应用: 时钟可编程逻辑
文件页数/大小: 71 页 / 822 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号10M25SAE144I7G的Datasheet PDF文件第9页浏览型号10M25SAE144I7G的Datasheet PDF文件第10页浏览型号10M25SAE144I7G的Datasheet PDF文件第11页浏览型号10M25SAE144I7G的Datasheet PDF文件第12页浏览型号10M25SAE144I7G的Datasheet PDF文件第14页浏览型号10M25SAE144I7G的Datasheet PDF文件第15页浏览型号10M25SAE144I7G的Datasheet PDF文件第16页浏览型号10M25SAE144I7G的Datasheet PDF文件第17页  
Intel® MAX® 10 FPGA Device Datasheet  
M10-DATASHEET | 2017.12.15  
Figure 1.  
Equation for OCT Resistance after Calibration at Device Power-Up  
For  
For  
The definitions for equation are as follows:  
T1 is the initial temperature.  
T2 is the final temperature.  
MF is multiplication factor.  
Rinitial is initial resistance.  
Rfinal is final resistance.  
Subscript x refers to both V and T.  
∆RV is variation of resistance with voltage.  
∆RT is variation of resistance with temperature.  
dR/dT is the change percentage of resistance with temperature after calibration at device power-up.  
dR/dV is the change percentage of resistance with voltage after calibration at device power-up.  
V1 is the initial voltage.  
V2 is final voltage.  
The following figure shows the example to calculate the change of 50 Ω I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.  
Intel® MAX® 10 FPGA Device Datasheet  
13