欢迎访问ic37.com |
会员登录 免费注册
发布采购

10M25SAE144I7G 参数 Datasheet PDF下载

10M25SAE144I7G图片预览
型号: 10M25SAE144I7G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PQFP144, 22 X 22 MM, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC, EQFP-144]
分类和应用: 时钟可编程逻辑
文件页数/大小: 71 页 / 822 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号10M25SAE144I7G的Datasheet PDF文件第8页浏览型号10M25SAE144I7G的Datasheet PDF文件第9页浏览型号10M25SAE144I7G的Datasheet PDF文件第10页浏览型号10M25SAE144I7G的Datasheet PDF文件第11页浏览型号10M25SAE144I7G的Datasheet PDF文件第13页浏览型号10M25SAE144I7G的Datasheet PDF文件第14页浏览型号10M25SAE144I7G的Datasheet PDF文件第15页浏览型号10M25SAE144I7G的Datasheet PDF文件第16页  
Intel® MAX® 10 FPGA Device Datasheet  
M10-DATASHEET | 2017.12.15  
Series OCT with Calibration at Device Power-Up Specifications  
Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices  
OCT calibration is automatically performed at device power-up for OCT enabled I/Os.  
Description  
VCCIO (V)  
3.00  
Calibration Accuracy  
Unit  
%
Series OCT with calibration at device power-up  
±12  
±12  
±12  
±12  
±12  
±12  
2.50  
%
1.80  
%
1.50  
%
1.35  
%
1.20  
%
OCT Variation after Calibration at Device Power-Up  
The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.  
Use the following table and equation to determine the final OCT resistance considering the variations after calibration at  
device power-up.  
Table 15.  
OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices  
This table lists the change percentage of the OCT resistance with voltage and temperature.  
Desccription  
Nominal Voltage  
dR/dT (%/°C)  
0.25  
dR/dV (%/mV)  
–0.027  
OCT variation after calibration at device power-up  
3.00  
2.50  
1.80  
1.50  
1.35  
1.20  
0.245  
–0.04  
0.242  
–0.079  
0.235  
–0.125  
0.229  
–0.16  
0.197  
–0.208  
Intel® MAX® 10 FPGA Device Datasheet  
12