欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4492ECB 参数 Datasheet PDF下载

AK4492ECB图片预览
型号: AK4492ECB
PDF下载: 下载PDF文件 查看货源
内容描述: [Quality Oriented 32-Bit 2ch DAC]
分类和应用:
文件页数/大小: 101 页 / 2100 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4492ECB的Datasheet PDF文件第81页浏览型号AK4492ECB的Datasheet PDF文件第82页浏览型号AK4492ECB的Datasheet PDF文件第83页浏览型号AK4492ECB的Datasheet PDF文件第84页浏览型号AK4492ECB的Datasheet PDF文件第86页浏览型号AK4492ECB的Datasheet PDF文件第87页浏览型号AK4492ECB的Datasheet PDF文件第88页浏览型号AK4492ECB的Datasheet PDF文件第89页  
[AK4492]  
Addr Register Name  
01H Control 2  
R/W  
D7  
DZFE  
R/W  
0
D6  
DZFM  
R/W  
0
D5  
SD  
R/W  
1
D4  
DFS1  
R/W  
0
D3  
DFS0  
R/W  
0
D2  
DEM1  
R/W  
0
D1  
D0  
DEM0  
R/W  
1
SMUTE  
R/W  
0
Default  
SMUTE: Soft Mute Enable  
0: Normal Operation (default)  
1: DAC outputs soft-muted.  
DEM[1:0]: De-emphasis Control (Table 30)  
Initial value is “01” (OFF).  
DFS[1:0]: Sampling Speed Control. (Table 7, Table 11)  
Initial value is “000” (Normal Speed). Click noise occurs when DFS[2:0] bits are changed.  
SD: Minimum delay Filter Enable. (Table 28)  
0: Traditional filter  
1: Short delay filter (default)  
DZFM: Data Zero Detect Mode  
0: Channel Separated Mode (default)  
1: Channel ANDed Mode  
If the DZFM bit is set to “1”, the DZF pins of both L and R channels go to “H” only when the  
input data at both channels are continuously zeros for 8192 LRCK cycles.  
DZFE: Data Zero Detect Enable  
0: Disable (default)  
1: Enable  
Zero detect function can be disabled by DZFE bit “0”. In this case, the DZF pins of both  
channels are always “L”.  
016011073-E-00  
2016/12  
- 85 -  
 复制成功!