欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4492ECB 参数 Datasheet PDF下载

AK4492ECB图片预览
型号: AK4492ECB
PDF下载: 下载PDF文件 查看货源
内容描述: [Quality Oriented 32-Bit 2ch DAC]
分类和应用:
文件页数/大小: 101 页 / 2100 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4492ECB的Datasheet PDF文件第82页浏览型号AK4492ECB的Datasheet PDF文件第83页浏览型号AK4492ECB的Datasheet PDF文件第84页浏览型号AK4492ECB的Datasheet PDF文件第85页浏览型号AK4492ECB的Datasheet PDF文件第87页浏览型号AK4492ECB的Datasheet PDF文件第88页浏览型号AK4492ECB的Datasheet PDF文件第89页浏览型号AK4492ECB的Datasheet PDF文件第90页  
[AK4492]  
Addr Register Name  
02H Control 3  
R/W  
D7  
DP  
R/W  
0
D6  
0
R/W  
0
D5  
DCKS  
R/W  
0
D4  
DCKB  
R/W  
0
D3  
MONO  
R/W  
0
D2  
DZFB  
R/W  
0
D1  
D0  
SELLR  
R/W  
0
SLOW  
R/W  
0
Default  
SLOW: Slow Roll-off Filter Enable. (Table 28)  
0: Slow roll-off filter disable (default)  
1: Slow roll-off filter  
SELLR: The data selection of L channel and R channel, when MONO mode  
0: All channel output L channel data, when MONO mode. (default)  
L channel output L channel data, R channel data output R channel data(default)  
1: All channel output R channel data, when MONO mode.  
L channel output R channel data, R channel data output L channel data  
DZFB: Inverting Enable of DZF. (Table 35)  
0: DZF pin goes “H” at Zero Detection (default)  
1: DZF pin goes “L” at Zero Detection  
MONO: MONO mode Stereo mode select  
0: Stereo mode (default)  
1: MONO mode  
DCKB: Polarity of DCLK (DSD Only)  
0: DSD data is output from DCLK falling edge. (default)  
1: DSD data is output from DCLK rising edge.  
DCKS: Master Clock Frequency Select at DSD mode (DSD only)  
0: 512fs (default)  
1: 768fs  
DP: DSD/PCM Mode Select  
0: PCM Mode (default)  
1: DSD Mode  
When DP bit is changed, the AK4492 should be reset by RSTN bit.  
016011073-E-00  
2016/12  
- 86 -  
 复制成功!