欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4101A 参数 Datasheet PDF下载

AK4101A图片预览
型号: AK4101A
PDF下载: 下载PDF文件 查看货源
内容描述: QUAD产出192KHZ 24位DIT [QUAD OUTPUTS 192KHZ 24 BIT DIT]
分类和应用: 输出元件
文件页数/大小: 29 页 / 317 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4101A的Datasheet PDF文件第19页浏览型号AK4101A的Datasheet PDF文件第20页浏览型号AK4101A的Datasheet PDF文件第21页浏览型号AK4101A的Datasheet PDF文件第22页浏览型号AK4101A的Datasheet PDF文件第24页浏览型号AK4101A的Datasheet PDF文件第25页浏览型号AK4101A的Datasheet PDF文件第26页浏览型号AK4101A的Datasheet PDF文件第27页  
ASAHI KASEI  
[AK4101A]  
n Register Definitions  
Addr  
Register Name  
D7  
CRCE  
R/W  
1
D6  
DIF2  
R/W  
0
D5  
DIF1  
R/W  
0
D4  
DIF0  
R/W  
0
D3  
CKS1  
R/W  
0
D2  
CKS0  
R/W  
0
D1  
MUTEN  
R/W  
D0  
RSTN  
R/W  
1
00H Clock/Format Control  
R/W  
Default  
1
RSTN: Timing Reset.  
0: Resets the internal frame and bit counters. Control registers are not initialized.  
TXP pin is “H” and TXN pin is “L”. In normal mode, BLS pin is “H”.  
1: Normal operation. (Default)  
MUTEN: Power Down and Mute for Asynchronous Mode.  
0: Power Down Command. Control registers are not initialized.  
TXP and TXN pins are “L”. In normal mode, BLS pin is “H”.  
1: Normal operation. (Default)  
CKS1-0: Master Clock Frequency Select. (See Table 1.)  
Default: “00” (Mode 0: MCLK=128fs)  
CKS1-0 bits are logically ORed with CKS1-0 pins.  
DIF2-0: Audio Data Format. (See Table 3.)  
Default: “000” (Mode 0: 16bit right justified)  
DIF2-0 bits are logically ORed with DIF2-0 pins.  
CRCE: CRCC Enable at professional mode.  
0: CRCC is not generated.  
1: CRCC is generated in professional mode. In consumer mode, CRCC is not generated. (Default)  
Addr  
Register Name  
D7  
V4  
R/W  
0
D6  
V3  
R/W  
0
D5  
V2  
R/W  
0
D4  
V1  
R/W  
0
D3  
FS3  
R/W  
0
D2  
FS2  
R/W  
0
D1  
FS1  
R/W  
0
D0  
FS0  
R/W  
0
01H Validity/fs Control  
R/W  
Default  
FS3-0: Sampling Frequency Select. (See Table 4 and Table 5.)  
Default: “0000” (“44.1kHz” in consumer mode; “Not defined” in professional mode. )  
V1-4: Validity Flag for each channel.  
0: Valid (Default)  
1: Invalid  
V12 pin  
V1 bit  
V2 bit  
V bit on TX1  
V bit on TX2  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
0
1
1
1
1
1
1
0
1
0
1
1
1
1
1
Table 8. V bit setting at asynchronous mode  
MS0250-E-00  
2003/07  
- 23 -  
 复制成功!