欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-1512 参数 Datasheet PDF下载

HDMP-1512图片预览
型号: HDMP-1512
PDF下载: 下载PDF文件 查看货源
内容描述: 光纤通道发射器和接收器芯片组 [Fibre Channel Transmitter and Receiver Chipset]
分类和应用: 光纤电信集成电路电信电路
文件页数/大小: 26 页 / 258 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HDMP-1512的Datasheet PDF文件第7页浏览型号HDMP-1512的Datasheet PDF文件第8页浏览型号HDMP-1512的Datasheet PDF文件第9页浏览型号HDMP-1512的Datasheet PDF文件第10页浏览型号HDMP-1512的Datasheet PDF文件第12页浏览型号HDMP-1512的Datasheet PDF文件第13页浏览型号HDMP-1512的Datasheet PDF文件第14页浏览型号HDMP-1512的Datasheet PDF文件第15页  
HDMP-1512 (Tx)
Timing Characteristics
T
C
= 0°C to +85°C, V
CC
= 4.5 V to 5.5 V, PPSEL = 0, SPDSEL = 1
Symbol
Parameter
t
s
Setup Time
t
h
Hold Time
t_txlat
Transmit Lateny
[1]
Units
nsec
nsec
nsec
Min.
Typ.
Max.
2
2.3
18
Note:
1. The Transmitter Latency is defined as the delay time from when a valid data word at TX[00:19] is clocked into the transmitter
(triggered by the rising edge of TBC during the time t
h
) and when the first serial bit is transmitted on pins
±
SO (defined by the
leading edge of the first bit transmitted).
HDMP-1514 (Rx)
Timing Characteristics
T
C
= 0°C to +85°C, V
CC
= 4.5 V to 5.5 V, PPSEL = 0, SPDSEL = 1
Symbol
Parameter
t
flock
Frequency Lock Rate, Loop Filter Capacitor = 0.01
µF
BLT
Bit Lock Time
t
s
Setup Time
t
h
Hold Time
t
s
Setup Time for Data Rx[10:19] in Ping-Pong Mode
t
h
Hold Time for Data Rx[10:19] in Ping-Pong Mode
t_rxlat
Receive Latency
[1]
Units
kHz/µsec
bit times
nsec
nsec
nsec
nsec
nsec
Min.
Typ.
100
Max.
2500
2.5
6.0
6
8
38
Note:
1. The Receiver Latency is defined as the delay time from receiving the first serial bit of a parallel data word (defined by the rising
edge of the first bit received at pins
±
DI), and when that word is first clocked out at RX[00:19] (as defined by the falling edge of
RBC0 or RBC1, following time t
s
).
HDMP-1512 (Tx), HDMP-1514 (Rx)
Thermal Characteristics,
T
C
= 0°C to +85°C
Symbol
Parameter
P
D, Tx
Transmitter Power Dissipation, V
CC
= +5 V
P
D, Rx
Receiver Power Dissipation, V
CC
= +5 V
Θ
jc
Thermal Resistance, Junction to Case
Units
Watt
Watt
°C/Watt
Typ.
1.6
2
12
I/O Type Definitions
I/O Type
I-TTL
O-TTL
O-BLL
Definition
Input TTL. Floats high when left open.
Output TTL.
50
buffer line logic output driver. Should be ac coupled to drive 50
loads. It can also
drive the I-H50 inputs through differential direct coupling. Note: all unused outputs should
be terminated with 50
to V
CC
.
Input with internal 50
terminations. Input is diode level shifted so that it can swing around
V
CC
. Can be driven with single-ended or differential, ac coupled configuration. To avoid
permanent damage, these inputs should not be connected to ground.
External circuit node.
Power supply or ground.
I-H50
C
S
666